Datasheet
FF 00 Y0
CLK (108MHz)
CH1_D
00 XY
CH2_D
C b0
Cr50 Cb52 Cr52
C b20 Y 20 Cr20 Y21
Cb22 Y22
Cr92 Y93 Cb94 Y94
C r94
Y95
Y51 Y52 Y53
FF 00 Y000 XY C b0C b20 Y 20 Cr20 Y21 Cb22 Y22Cr50 Cb52 Cr52Y51 Y52 Y53Cr92 Y93 Cb94 Y94
C r94
Y95
CH3_D
CH4_D
DVO_A_
[7:0]
FF 00 Y0 Y1 Y2 Y3
CLK_P
(27MHz)
CH1_D
00 XY
CH2_D
DVO_A_
[7:0]
Cb0 C r0 Cb2 Cr2
Cb20 Y20 Cr20 Y21 Cb22 Y22 C r22 Y23 C b 24 Y24 Cr24 Y25
FF 00 Y0 Y1 Y2 Y300 XY Cb0 C r0 Cb2 Cr2Cb20 Y20 Cr20 Y21 Cb22 Y22 C r22 Y23 C b 24 Y24 Cr24 Y25
CLK_N
(27MHz)
TVP5158, TVP5157, TVP5156
www.ti.com
SLES243G –JULY 2009–REVISED APRIL 2013
Table 3-6. Output Ports Configuration for Pixel-Interleaved Mode
Video Output Cascade I
2
C Address: OCLK
Port A Port B Port C Port D
Format Stage B0h (MHz)
2-Ch D1 n/a 50h 54 Any 2 of 4 Ch Any 2 of 4 Ch Hi-Z Hi-Z
4-Ch D1 n/a 60h 108 All 4 Ch Hi-Z Hi-Z Hi-Z
4-Ch Half-D1 n/a 62h 54 All 4 Ch Hi-Z Hi-Z Hi-Z
4-Ch CIF n/a 63h 54 All 4 Ch Hi-Z Hi-Z Hi-Z
3.8.2.1 2-Ch Pixel-Interleaved Mode
In 2-Ch pixel-interleaved mode, the video output data with D1 resolution from two video channels is
multiplexed pixel by pixel at 54 MHz. The output ports DVO_A and DVO_B are used in this mode. The
output clocks OCLK_P and OCLK_N are synchronized with each channel so that the backend chip can
de-multiplexed each video channel data easily. The video output from each channel is compatible with
ITU-R BT.656 format. Figure 3-10 shows the timing diagram for 2-Ch pixel-interleaved mode.
Figure 3-10. 2-Ch Pixel-Interleaved Mode Timing Diagram
3.8.2.2 4-Ch Pixel-Interleaved Mode
In 4-Ch pixel-interleaved mode, the video output data with D1 resolution from four video channels is
multiplexed pixel by pixel at 108 MHz. The output DVO_A is used in this mode. The output clock OCLK_P
is synchronized with all four channels data. Each channel video data is compatible with ITU-R BT.656
format. Figure 3-11 shows the timing diagram for 4-Ch pixel-interleaved mode.
Figure 3-11. 4-Ch Pixel-Interleaved Mode Timing Diagram
Copyright © 2009–2013, Texas Instruments Incorporated Functional Description 23
Submit Documentation Feedback
Product Folder Links: TVP5158 TVP5157 TVP5156