Datasheet

www.ti.com
9.2.55 VPS Data Registers
9.2.56 VITC Data Registers
9.2.57 VBI FIFO Read Data Register
TVP5154
4-CHANNEL LOW-POWER PAL/NTSC/SECAM VIDEO DECODER
WITH INDEPENDENT SCALERS AND FAST LOCK
SLES163A – MARCH 2006 – REVISED JULY 2006
Address 9Ah–A6h
Address 7 6 5 4 3 2 1 0
9Ah VPS byte 1
9Bh VPS byte 2
9Ch VPS byte 3
9Dh VPS byte 4
9Eh VPS byte 5
9Fh VPS byte 6
A0h VPS byte 7
A1h VPS byte 8
A2h VPS byte 9
A3h VPS byte 10
A4h VPS byte 11
A5h VPS byte 12
A6h VPS byte 13
These registers contain the entire VPS data line except the clock run-in code or the start code.
Address A7h–AFh
Address 7 6 5 4 3 2 1 0
A7h VITC byte 1, frame byte 1
A8h VITC byte 2, frame byte 2
A9h VITC byte 3, seconds byte 1
AAh VITC byte 4, seconds byte 2
ABh VITC byte 5, minutes byte 1
ACh VITC byte 6, minutes byte 2
ADh VITC byte 7, hour byte 1
AEh VITC byte 8, hour byte 2
AFh VITC byte 9, CRC
These registers contain the VITC data.
Address B0h
7 6 5 4 3 2 1 0
FIFO read data
This address is provided to access VBI data in the FIFO through the host port. All forms of teletext data
come directly from the FIFO, while all other forms of VBI data can be programmed to come from the
registers or from the FIFO. Current status of the FIFO can be found at address C6h and the number of
bytes in the FIFO is located at address C7h. If the host port is to be used to read data from the FIFO, the
output formatter must be disabled at address CDh bit 0. The format used for the VBI FIFO is shown in
Section 4.9 .
Submit Documentation Feedback Internal Control Registers 49