Datasheet

www.ti.com
M
U
X
PALI
0
1
PALI/HLK/HVLK
HLK/HVLK
M
U
X
VSYNC
0
1
VSYNC/PALI/HLK/HVLK
0F(Bit 2)
VSYNC/PALI
M
U
X
VLK/HVLK 1
0
GLCO
FID
M
U
X
FID/VLK/HVLK
0
1
FID/GLCO/VLK/HVLK
0F(Bit 3)
FID/GLCO
03(Bit 4)
HVLK
M
U
X
HLK
0
1
HVLK
0F(Bit 4)
LOCK24B
M
U
X
HVLK
1
0
VLK
0F(Bit 6)
LOCK23
M
U
X
VBLK
1
0
INTREQ
GPCL
M
U
X
VBLK/GPCL
1
0
INTREQ/GPCL//VBLK
03(Bit 7)
VBKO 0F(Bit 1)
INTREQ/GPCL/VBLK
PCLK
M
U
X
CLK
0
1
PCLK/CLK
0F(Bit 0)
CLK/PCLK
Pins 38, 57, 76, 95
Pins 37, 56, 75, 94
Pins 41, 60, 83, 102
Pins 42, 61, 84, 103
TVP5154
4-CHANNEL LOW-POWER PAL/NTSC/SECAM VIDEO DECODER
WITH INDEPENDENT SCALERS AND FAST LOCK
SLES163A – MARCH 2006 – REVISED JULY 2006
NOTE: Also refer to the configuration shared pins register at subaddress 0Fh.
Figure 9-1. Configuration Shared Pins
26 Internal Control Registers Submit Documentation Feedback