Datasheet

SDA
SCL
Stop Start
Data
t1
t6
t7
t2
t8
t6
t3
t4
t5
Stop
Change
Data
TVP5151
SLES241E–SEPTEMBER 2009–REVISED OCTOBER 2011 www.ti.com
4.8 I
2
C Host Interface Timing
(1)
NO. PARAMETER MIN TYP MAX UNIT
t1 Bus free time between STOP and START 1.3 µs
t2 Data Hold time 0 0.9 µs
t3 Data Setup time 100 ns
t4 Setup time for a (repeated) START condition 0.6 µs
t5 Setup time for a STOP condition 0.6 ns
t6 Hold time (repeated) START condition 0.6 µs
t7 Rise time SDA and SCL signal 250 ns
t8 Fall time SDA and SCL signal 250 ns
C
b
Capacitive load for each bus line 400 pF
f
I2C
I
2
C clock frequency 400 kHz
(1) Specified by design
Figure 4-2. I
2
C Host Interface Timing
4.9 Thermal Specifications
PARAMETER PACKAGE BOARD MIN TYP MAX UNIT
JEDEC Low-K 125.3 ºC/W
θ
JA
Junction-to-ambient thermal resistance, still air TQFP-32 (PBS)
JEDEC High-K 91.1 ºC/W
θ
JC
Junction-to-case thermal resistance, still air TQFP-32 (PBS) 39.3 ºC/W
T
J(MAX)
Maximum junction temperature for reliable operation TQFP-32 (PBS) 105 ºC
74 Electrical Specifications Copyright © 2009–2011, Texas Instruments Incorporated
Submit Documentation Feedback