Datasheet

TVP5150AM1

SLES209E–NOVEMBER 2007–REVISED OCTOBER 2011

www.ti.com

3.21.20 Genlock and RTC Register

Address 15h

Default 01h

7 6 5 4 3 2 1 0

Reserved F/V bit control Reserved GLCO/RTC

F/V bit control

BIT 5 BIT 4 NUMBER OF LINES F BIT V BIT

Standard ITU-R BT.656 ITU-R BT.656

0 0 Nonstandard even Force to 1 Switch at field boundary

Nonstandard odd Toggles Switch at field boundary

Standard ITU-R BT.656 ITU-R BT.656

0 1

Nonstandard Toggles Switch at field boundary

Standard ITU-R BT.656 ITU-R BT.656

1 0

Nonstandard Pulse mode Switch at field boundary

1 1 Illegal

GLCO/RTC. The following table shows the different modes.

BIT 2 BIT 1 BIT 0 GENLOCK/RTC MODE

0 X 0 GLCO

RTC output mode 0

0 X 1

(default)

1 X 0 GLCO

1 X 1 RTC output mode 1

All other values are reserved.

Figure 3-9 shows the timing of GLCO, and Figure 3-10 shows the timing of RTC.

Submit Documentation Feedback