Datasheet

TVP5150AM1

SLES209E–NOVEMBER 2007–REVISED OCTOBER 2011

www.ti.com

3.21.4 Miscellaneous Controls Register

Address 03h

Default 01h

7 6 5 4 3 2 1 0

VBLK/GPCL GPCL logic INTREQ/GPCL/ Lock status YCbCr output HSYNC, Vertical Clock output

select level VBLK output (HVLK) enable VSYNC/PALI, blanking on/off enable

enable (TVPOE) AVID,

FID/GLCO

output enable

VBLK/GPCL function select (affects INTREQ/GPCL/VBLK output only if bit 1 of I2C register 0Fh is set to

0 = GPCL (default)

1 = VBLK

GPCL logic level (affects INTREQ/GPCL/VBLK output only if bit 7 is set to 0 and bit 5 is set to 1)

0 = GPCL is set to logic 0 (default)

1 = GPCL is set to logic 1

INTREQ/GPCL/VBLK output enable

0 = Output disabled (default)

1 = Output enabled (recommended)

Note: The INTREQ/GPCL/VBLK output (pin 27) must never be left floating. An external 10-kΩ pulldown

resistor is required when the INTREQ/GPCL/VBLK output is disabled (bit 5 of I

C register 03h is set to 0).

Lock status (HVLK) (configured along with register 0Fh, see Figure 3-12 for the relationship between the

configuration shared pins)

0 = Terminal VSYNC/PALI outputs the PAL indicator (PALI) signal and terminal FID/GLCO outputs the

field ID (FID) signal (default) (if terminals are configured to output PALI and FID in register 0Fh).

1 = Terminal VSYNC/PALI outputs the horizontal lock indicator (HLK) and terminal FID outputs the

vertical lock indicator (VLK) (if terminals are configured to output PALI and FID in register 0Fh).

These are additional functions that are provided for ease of use.

YCbCr output enable

0 = YOUT[7:0] high impedance (default)

1 = YOUT[7:0] active

Note: YOUT7 must be pulled high or low for device I

C address select.

HSYNC, VSYNC/PALI, active video indicator (AVID), and FID/GLCO output enables

0 = HSYNC, VSYNC/PALI, AVID, and FID/GLCO are high-impedance (default).

1 = HSYNC, VSYNC/PALI, AVID, and FID/GLCO are active.

Note: This control bit has no effect on the FID/GLCO output when it is programmed to output the

GLCO signal (see bit 3 of address 0Fh). When the GLCO signal is selected, the FID/GLCO output is

always active.

Submit Documentation Feedback