Datasheet

TVP5146M2
www.ti.com SLES141H –JULY 2005– REVISED FEBRUARY 2012
Table 2-35. HSYNC Stop Pixel Register
Subaddress 1Ch-1Dh
Default 040h
Subaddress 7 6 5 4 3 2 1 0
1Ch HSYNC stop [7:0]
1Dh Reserved HSYNC stop [9:8]
HSYNC stop [9:0]:
This is an absolute pixel location from HSYNC start pixel 0.
The TVP5146M2 decoder updates the HSYNC stop only when the HSYNC Stop MSB byte is written to. If the user changes these
registers, the TVP5146M2 decoder retains values in different modes until this decoder resets.
Table 2-36. VSYNC Start Line Register
Subaddress 1Eh-1Fh
Default 004h
Subaddress 7 6 5 4 3 2 1 0
1Eh VSYNC start [7:0]
1Fh Reserved VSYNC start [9:8]
VSYNC start [9:0]:
This is an absolute line number.
The TVP5146M2 decoder updates the VSYNC start only when the VSYNC start MSB byte is written to. If the user changes these
registers, the TVP5146M2 decoder retains values in different modes until this decoder resets.
NTSC default: 004h
PAL default: 001h
Table 2-37. VSYNC Stop Line Register
Subaddress 20h-21h
Default 007h
Subaddress 7 6 5 4 3 2 1 0
20h VSYNC stop [7:0]
21h Reserved VSYNC stop [9:8]
VSYNC stop [9:0]:
This is an absolute line number.
The TVP5146M2 decoder updates the VSYNC stop only when the VSYNC stop MSB byte is written to. If the user changes these
registers, the TVP5146M2 decoder retains values in different modes until this decoder resets.
NTSC default: 007h
PAL default: 004h
Table 2-38. VBLK Start Line Register
Subaddress 22h-23h
Default 001h
Subaddress 7 6 5 4 3 2 1 0
22h VBLK start [7:0]
23h Reserved VBLK start [9:8]
VBLK start [9:0]:
This is an absolute line number.
The TVP5146M2 decoder updates the VBLK start line only when the VBLK start MSB byte is written to. If the user changes these
registers, the TVP5146M2 decoder retains values in different modes until this decoder resets.
NTSC default: 1 (001h)
PAL default: 623 (26Fh)
Copyright © 2005–2012, Texas Instruments Incorporated Functional Description 51
Submit Documentation Feedback
Product Folder Link(s): TVP5146M2