Datasheet

TVP5146M2
SLES141H –JULY 2005– REVISED FEBRUARY 2012 www.ti.com
Table 2-32. AVID Start Pixel Register
Subaddress 16h-17h
Default 55h
Subaddress 7 6 5 4 3 2 1 0
16h AVID start [7:0]
17h Reserved AVID active Reserved AVID start [9:8]
AVID active:
0 = AVID out active in VBLK (default)
1 = AVID out inactive in VBLK
AVID start [9:0]:
AVID start pixel number, this is an absolute pixel location from HSYNC start pixel 0.
NTSC 601 default: is 85 (55h)
PAL 601 default: is 95 (5Fh)
The TVP5146M2 decoder updates the AVID start only when the AVID start MSB byte is written to. If the user changes these registers,
the TVP5146M2 decoder retains values in different modes until this decoder resets. The AVID start pixel register also controls the
position of the SAV code.
Table 2-33. AVID Stop Pixel Register
Subaddress 18h-19h
Default 325h
Subaddress 7 6 5 4 3 2 1 0
18h AVID stop [7:0]
19h Reserved AVID stop [9:8]
AVID stop [9:0]:
AVID stop pixel number. The number of pixels of active video must be an even number. This is an absolute pixel location from HSYNC
start pixel 0.
NTSC 601 default: 805 (325h)
PAL 601 default: 815 (32Fh)
The TVP5146M2 decoder updates the AVID stop only when the AVID stop MSB byte is written to. If the user changes these registers,
the TVP5146M2 decoder retains values in different modes until this decoder resets. The AVID start pixel register also controls the
position of the EAV code.
Table 2-34. HSYNC Start Pixel Register
Subaddress 1Ah-1Bh
Default 000h
Subaddress 7 6 5 4 3 2 1 0
1Ah HSYNC start [7:0]
1Bh Reserved HSYNC start [9:8]
HSYNC start pixel [9:0]:
This is an absolute pixel location from HSYNC start pixel 0.
The TVP5146M2 decoder updates the HSYNC start only when the HSYNC start MSB byte is written to. If the user changes these
registers, the TVP5146M2 decoder retains values in different modes until this decoder resets.
50 Functional Description Copyright © 2005–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TVP5146M2