Datasheet

24MHZ

R1 1M

CL1

18pF

CL2

18pF

TUSB8040A - CLOCK

VSS_OSC

TUSB8040A

SLLSEA7F –MAY 2012–REVISED SEPTEMBER 2013

www.ti.com

4 CLOCK GENERATION

The TUSB8040A accepts a crystal input to drive an internal oscillator or an external clock source. If a

clock is provided to XI instead of a crystal, XO is left open and VSSOSC should be connected to the PCB

ground plane. Otherwise, if a crystal is used, the connection needs to follow the guidelines below. Since XI

and XO are coupled to other leads and supplies on the PCB, it is important to keep them as short as

possible and away from any switching leads. It is also recommended to minimize the capacitance between

XI and XO. This can be accomplished by connecting the VSSOSC lead to the two external capacitors CL1

and CL2 and shielding them with the clean ground lines. The VSSOSC should not be connected to PCB

ground when using a crystal.

Figure 4-1. TUSB8040A Clock

4.1 Crystal Requirements

The crystal must be fundamental mode with load capacitance of 12 pF to 24 pF and frequency stability

rating of ±100 PPM or better. To ensure proper startup oscillation condition, a maximum crystal equivalent

series resistance (ESR) of 50 Ω is recommended. A parallel, 18-pF load capacitor should be used if a

crystal source is used. VSSOSC should not be connected to the PCB ground plane.

4.2 Input Clock Requirements

When using an external clock source such as an oscillator, the reference clock should have a ±100 PPM

or better frequency stability and have less than 50-ps absolute peak to peak jitter or less than 25-ps peak

to peak jitter after applying the USB 3.0 jitter transfer function. XI should be tied to the 1.8-V clock source

and XO should be left floating. VSSOSC should be connected to the PCB ground plane.

Submit Documentation Feedback

Product Folder Links: TUSB8040A