Datasheet

TUSB7320, TUSB7340

SLLSE76E–MARCH 2011– REVISED JULY 2011

www.ti.com

4.8 Latency Timer Register

This read-only register has no meaningful context for a PCI Express device and returns zeros when read.

PCI register offset: 0Dh

Default value: 00h

Table 4-11. PCI Register 0Dh

Bit No. 8 7 6 5 4 3 2 1 0

Reset State 0 0 0 0 0 0 0 0 0

4.9 Header Type Register

This read only register indicates that this function has a type 0 PCI header. Bit seven of this register is

zero indicating that the TUSB73X0 is not a Multifunction device.

PCI register offset: 0Eh

Default value: 00h

Table 4-12. PCI Register 0Eh

Bit No. 8 7 6 5 4 3 2 1 0

Reset State 0 0 0 0 0 0 0 0 0

4.10 BIST Register

Since the TUSB73X0 does not support a built-in self test (BIST), this read only register returns the value

of 00h when read.

PCI register offset: 0Fh

Default value: 00h

Table 4-13. PCI Register 0Fh

Bit No. 8 7 6 5 4 3 2 1 0

Reset State 0 0 0 0 0 0 0 0 0

Submit Documentation Feedback

Product Folder Link(s): TUSB7320 TUSB7340