Datasheet

TUSB7320, TUSB7340

www.ti.com

SLLSE76E–MARCH 2011– REVISED JULY 2011

4.37 Next Item Pointer Register

The contents of this read-only register indicate the next item in the linked list of capabilities for the

TUSB73X0. This register reads C0h pointing to the MSI-X Capability registers.

PCI register offset: 71h

Default value: C0h

Table 4-50. PCI Register 71h

Bit No. 7 6 5 4 3 2 1 0

Reset State 1 1 0 0 0 0 0 0

4.38 PCI Express Capabilities Register

This register indicates the capabilities of the TUSB73X0 related to PCI Express.

PCI register offset: 72h

Default value: 0002h

Table 4-51. PCI Register 72h

Bit

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

No.

Reset

0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0

State

Table 4-52. PCI Express Capabilities Register Description

Bit Field Name Access Description

15:14 RSVD r Reserved. Returns zeros when read.

13:9 INT_NUM r Interrupt Message Number. This field is used for MSI and MSI-X support.

Slot Implemented. This bit is not valid for the TUSB73X0 and is read only

8 SLOT r

zero.

Device/Port Type. This read only field returns 0000b indicating that the

7:4 DEV_TYPE r

device is a PCI Express Endpoint.

Capability Version. This field returns 0010b indicating revision two of the

3:0 VERSION r

PCI Express capability.

Submit Documentation Feedback

Product Folder Link(s): TUSB7320 TUSB7340