Datasheet
TUSB7320, TUSB7340
www.ti.com
SLLSE76E–MARCH 2011– REVISED JULY 2011
4.25 Power Management Control/Status Register .......................................................................... 40
4.26 Power Management Bridge Support Extension Register ............................................................ 40
4.27 Power Management Data Register ..................................................................................... 41
4.28 MSI Capability ID Register ............................................................................................... 41
4.29 Next Item Pointer Register ............................................................................................... 41
4.30 MSI Message Control Register .......................................................................................... 41
4.31 MSI Lower Message Address Register ................................................................................. 42
4.32 MSI Upper Message Address Register ................................................................................. 43
4.33 MSI Message Data Register ............................................................................................. 43
4.34 Serial Bus Release Number Register (SBRN) ......................................................................... 44
4.35 Frame Length Adjustment Register (FLADJ) .......................................................................... 44
4.36 PCI Express Capability ID Register ..................................................................................... 44
4.37 Next Item Pointer Register ............................................................................................... 45
4.38 PCI Express Capabilities Register ...................................................................................... 45
4.39 Device Capabilities Register ............................................................................................. 46
4.40 Device Control Register .................................................................................................. 47
4.41 Device Status Register ................................................................................................... 48
4.42 Link Capabilities Register ................................................................................................ 48
4.43 Link Control Register ...................................................................................................... 49
4.44 Link Status Register ....................................................................................................... 50
4.45 Device Capabilities 2 Register ........................................................................................... 50
4.46 Device Control 2 Register ................................................................................................ 51
4.47 Link Control 2 Register ................................................................................................... 51
4.48 Link Status 2 Register .................................................................................................... 52
4.49 Serial Bus Data Register ................................................................................................. 52
4.50 Serial Bus Index Register ................................................................................................ 53
4.51 Serial Bus Slave Address Regsiter ..................................................................................... 53
4.52 Serial Bus Control and Status Register ................................................................................ 53
4.53 GPIO Control Register .................................................................................................... 54
4.54 GPIO Data Register ....................................................................................................... 55
4.55 MSI-X Capability ID Register ............................................................................................ 56
4.56 Next Item Pointer Register ............................................................................................... 56
4.57 MSI-X Message Control Register ....................................................................................... 56
4.58 MSI-X Table Offset and BIR Register .................................................................................. 57
4.59 MSI-X PBA Offset and BIR Register .................................................................................... 57
4.60 Subsystem Access Register ............................................................................................. 58
4.61 General Control 0 Register ............................................................................................... 58
4.62 General Control 1 Register ............................................................................................... 59
4.63 General Control 2 Register ............................................................................................... 60
4.64 USB Control Register ..................................................................................................... 60
4.65 De-Emphasis and Swing Control Register ............................................................................. 62
4.66 Equalizer Control Register ............................................................................................... 63
4.67 Custom PHY Transmit/Receive Control Register ..................................................................... 64
5 PCI EXPRESS EXTENDED CONFIGURATION SPACE ............................................................. 66
5.1 The PCI Express Extended Configuration Map ....................................................................... 66
5.2 Advanced Error Reporting capability Register ......................................................................... 66
Copyright © 2011, Texas Instruments Incorporated Contents 3