Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller (user-defined) TUSB3210 USB microcontroller LQFP 64

www.ti.com

2.9.1 8052 Standard Interrupt Enable Register

2.9.2 Additional Interrupt Sources

TUSB3210

Universal Serial Bus

General-Purpose Device Controller

SLLS466F – FEBRUARY 2001 – REVISED AUGUST 2007

Table 2-7. 8052 Interrupt Location Map (continued)

INTERRUPT DESCRIPTION START COMMENTS

SOURCE ADDRESS

ES UART interrupt 0023h

ET1 Timer-1 interrupt 001Bh

EX1 Internal INT1 or INT1 0013h Used for P2[7:0] interrupt

ET0 Timer-0 interrupt 000Bh

INT0 Internal INT0 0003h Used for all internal peripherals

Reset 0000h

7 6 5 4 3 2 1 0

EA RSV ET2 ES ET1 EX1 ET0 INT0

R/W R/O R/O R/W R/W R/W R/W R/W

BIT NAME RESET FUNCTION

0 INT0 0 Enable or disable interrupt-0

INT0 = 0 Interrupt-0 is disabled.

INT0 = 1 Interrupt-0 is enabled.

1 ET0 0 Enable or disable timer-0 interrupt

ET0 = 0 Timer-0 interrupt is disabled.

ET0 = 1 Timer-0 interrupt is enabled.

2 EX1 0 Enable or disable interrupt-1

EX1 = 0 Interrupt-1 is disabled.

EX1 = 1 Interrupt-1 is enabled.

3 ET1 0 Enable or disable timer-1 interrupt

ET1 = 0 Timer-1 interrupt is disabled.

ET1 = 1 Timer-1 interrupt is enabled.

4 ES 0 Enable or disable serial port interrupts

ES = 0 Serial port interrupt is disabled.

ES = 1 Serial port interrupt is enabled.

5 ET2 0 Enable or disable timer-2 interrupt

ET1 = 0 Timer-2 interrupt is disabled.

ET1 = 1 Timer-2 interrupt is enabled.

6 RSV 0 Reserved

7 EA 0 Enable or disable all interrupts (global disable)

EA = 0 Disable all interrupts.

EA = 1 Each interrupt source is individually controlled.

All nonstandard 8052 interrupts (USB, I

C, etc.) are connected as an OR to generate an internal INT0. It

must be noted that the external INT0 and INT1 are not used. Furthermore, INT0 must be programmed as

an active-low level interrupt (not edge-triggered). A vector interrupt register is provided to identify all

interrupt sources (see vector interrupt register definition, Section 2.9.3 ). Up to 64 interrupt vectors are

provided. It is the responsibility of the MCU to read the vector and dispatch the proper interrupt routine.

Submit Documentation Feedback Functional Description 31