Datasheet

www.ti.com
2.3 Buffers + I/O RAM Map
TUSB3210
Universal Serial Bus
General-Purpose Device Controller
SLLS466F – FEBRUARY 2001 – REVISED AUGUST 2007
The address range from FD80 to FFFF is reserved for data buffers, setup packet, endpoint descriptor
blocks (EDB), and all I/O. RAM space of 512 bytes [FD80–FF7F] is used for EDB and buffers. The
FF80–FFFF range is used for memory-mapped registers (MMR). Table 2-1 represents the internal XDATA
space allocation.
Table 2-1. XDATA Space
DESCRIPTION ADDRESS RANGE
FFFF
Internal
memory-mapped registers ↑
(MMR)
FF80
FF7F
Endpoint descriptor blocks
↑
(EDB)
FF08
FF07
Setup packet buffer ↑
FF00
FEFF
512-Byte
Input endpoint-0 buffer ↑
RAM
FEF8
FEF7
Output endpoint-0 buffer ↑
FEF0
FEEF
Data buffers
↑
(368 bytes)
FD80
Functional Description16 Submit Documentation Feedback