Datasheet

TUSB1210
SLLSE09F –NOVEMBER 2009–REVISED AUGUST 2012 www.ti.com
9.1.10 IFC_CTRL_CLR
ADDRESS OFFSET 0x09
PHYSICAL ADDRESS 0x09 INSTANCE USB_SCUSB
DESCRIPTION This register doesn't physically exist.
It is the same as the ifc_ctrl register with read/clear-only property (write '1' to
clear a particular bit, a write '0' has no-action).
TYPE RW
WRITE LATENCY
7 6 5 4 3 2 1 0
CARKITMODE
AUTORESUME
CLOCKSUSPENDM
IN DICATORPASSTHRU
FSLSSERIALMODE_3PIN FSLSSERIALMODE_6PIN
INDICATORCOMPLEMENT
INTERFACE_PROTECT_DISABLE
BITS FIELD NAME DESCRIPTION TYPE RESET
7 INTERFACE_PROTECT_DISABLE RW 0
6 INDICATORPASSTHRU RW 0
5 INDICATORCOMPLEMENT RW 0
4 AUTORESUME RW 1
3 CLOCKSUSPENDM RW 0
2 CARKITMODE RW 0
1 FSLSSERIALMODE_3PIN RW 0
0 FSLSSERIALMODE_6PIN R 0
9.1.11 OTG_CTRL
ADDRESS OFFSET 0x0A
PHYSICAL ADDRESS 0x0A INSTANCE USB_SCUSB
DESCRIPTION Controls UTMI+ OTG functions of the PHY.
TYPE RW
WRITE LATENCY
34 Register Map Copyright © 2009–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TUSB1210