Datasheet

V
(3.3)PU
SPEED
SOFTCON
RCV
VPO/VO
VP
VM
1.65Vto3.6V
System ASIC
D–
D+
1.5kW
V
BUS
V
CC(5.0)
OE
V
reg(3.3)
SUSPND
MODE
(A)
VMO/FSE0
V
CC(I/O)
0.1µF
0.1µF
0.1µF
V
CC
33 W
33 W
TUSB1105/1106
GND
GND
GND
GND
GND
TUSB1105, TUSB1106
SCAS818E MAY 2006REVISED SEPTEMBER 2010
www.ti.com
Figure 10. Peripheral-Side (Full-Speed) Internal Regulator Mode
A. Only for TUSB1105
Peripheral-Side (Full-Speed) Internal Regulator Mode
The USB side of the TUSB1105/1106 can be powered from the V
BUS
line directly if a 3.3-V supply is not present
on board. In this case, the internal regulator can be used to provide the 3.3-V supply for USB signaling. The
V
CC(5.0)
is connected to the V
BUS
, which receives 5-V supply from the host, and generates the 3.3-V output at the
V
reg(3.3)
pin. In this mode, it is important that both V
CC(5.0)
and V
reg(3.3)
pins have individual bypass capacitors in
the range of 0.1 mF. Powering V
CC(5.0)
through the V
BUS
port of the USB connector realizes significant power
saving for portable applications, such as cell phones, PDAs, etc. In this operating mode, the I
CC(5.0)
current is fed
from the host. The USB-side power consumption, I
CC(5.0 )
is 4 mA (with the regulator active), as opposed to
logic-side I
CC(IO)
of 1 mA under full-speed operation. While operating at full speed, the 1.5-k resistor must be
connected between the D+ line and the V
PU(3.3)
or an external 3.3-V supply.
16 Submit Documentation Feedback Copyright © 2006–2010, Texas Instruments Incorporated
Product Folder Link(s): TUSB1105 TUSB1106