Datasheet

www.ti.com
TIMING INFORMATION
t
HD, STA
t
SU, DAT
t
HD, DAT
t
SU, STA
t
SU, STO
t
HD, STA
t
LOW
t
HIGH
t
R
t
F
t
BUF
SDA
SCL
S Sr P S
S=STARTCondition
Sr=RepeatedSTARTCondition
P=STOPCondition
=ResistorPull-Up
SDA
Sr
Sr
t
FDA
t
RDA
t
SU, STA
t
HD, STA
P
SCL
t
HD, DAT
t
SU, DAT
t
RCL1
(1)
t
RCL1
(1)
t
HIGH
t
LOW
t
LOW
t
RCL
t
FCL
t
HIGH
t
SU, STO
=CurrentSourcePull-Up
=ResistorPull-Up
NOTE:(1)FirstrisingedgeoftheSCLsignalafterSrandaftereachacknowledgebit.
Sr=RepeatedSTARTCondition
P=STOPCondition
TSC2004
SBAS408E – JUNE 2007 – REVISED MARCH 2008
Figure 1. Detailed I/O Timing for Standard and Fast Modes
Figure 2. Detailed I/O Timing for High-Speed Mode
6 Submit Documentation Feedback Copyright © 2007 – 2008, Texas Instruments Incorporated
Product Folder Link(s): TSC2004