Datasheet
TSB81BA3E
www.ti.com
SLLS783A –MAY 2009–REVISED MAY 2010
RECOMMENDED OPERATING CONDITIONS
MIN TYP
(1)
MAX UNIT
Source power node 3.0 3.3 3.6
3.3 V
DD
Supply voltage V
Nonsource power node 3.0
(2)
3.3 3.6
Core
Supply voltage 1.85 1.95 2.05 V
V
DD
LREQ, CTL0, CTL1, D0-D7, LCLK 2.6
0.7 ×
LKON/DS2, PC0, PC1, PC2, PD, BMODE
V
IH
High-level input voltage V
DD
V
0.6 ×
RESETz
V
DD
LREQ, CTL0, CTL1, D0-D7, LCLK 1.2
V
IL
Low-level input voltage LKON/DS2, PC0, PC1, PC2, PD, BMODE 0.2 × V
DD
V
RESETz 0.3 × V
DD
V
OD
1394b Differential output voltage 700 mV
1394b Common-mode output
V
CM
1.5 V
voltage
V
D D
= 3.3 V 4 mA
Supply current in low
I
DD
power/suspend
(3)
V
D D
= 3 V 3 mA
CTL0, CTL1, D0-D7, CNA, LKON/DS2, PINT, and
I
OL/OH
Output current –4 4 mA
PCLK
I
O
Output current TPBIAS outputs –5.6 1.3 mA
Operating ambient temperature
T
A
TSB81BA3E 0 70 °C
range
T
J
Junction temperature
(4)
TSB81BA3E 0 105 °C
V
ID
1394b Differential input voltage Cable inputs, during data reception 200 800 mV
Cable inputs, during data reception 118 260
V
ID
1394a Differential input voltage mV
Cable inputs, during arbitration 168 265
TPB cable inputs, source power node 0.4706 2.515
1394a Common-mode input
V
IC
V
voltage
TPB cable inputs, nonsource power node 0.4706 2.015
(2)
t
pu
Power-up reset time RESETz input 2
(5)
ms
TPA, TPB cable inputs, S100 operation ±1.08
Receive input jitter TPA, TPB cable inputs, S200 operation ±0.5 ns
TPA, TPB cable inputs, S400 operation ±0.315
Between TPA and TPB cable inputs, S100
±0.8
operation
Between TPA and TPB cable inputs, S200
Receive input skew ±0.55 ns
operation
Between TPA and TPB cable inputs, S400
±0.5
operation
(1) All typical values are at V
DD
= 3.3 V and T
A
= 25°C.
(2) For a node that does not source power, see Section 4.2.2.2 in IEEE 1394a-2000.
(3) The low power/suspend mode assumes that the device is not receiving packets and it is toning.
(4) The junction temperature reflects simulated conditions. The customer is responsible for verifying junction temperature.
(5) Time after valid clock received at PHY XI input terminal.
Copyright © 2009–2010, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): TSB81BA3E