Datasheet
ELECTRICAL CHARACTERISTICS FOR 2.5-V SUPPLY
(1)
TS5A21366
SCDS285A – MARCH 2009 – REVISED OCTOBER 2009 .................................................................................................................................................
www.ti.com
V
+
= 2.3 V to 2.7 V, T
A
= – 40 ° C to 85 ° C (unless otherwise noted)
PARAMETER SYMBOL TEST CONDITIONS T
A
V
+
MIN TYP MAX UNIT
Analog Switch
V
COM
,
Analog signal range 0 V
+
V
V
NO
25 ° C 1.2 2.1
V
NO
= 1.8 V, Switch ON,
ON-state resistance r
on
2.3 V Ω
I
COM
= – 8 mA, See Figure 15
Full 2.7
ON-state resistance 25 ° C 0.045 0.15
V
NO
= 1.8 V, 0.8 V, Switch ON,
match between Δ r
on
2.3 V Ω
I
COM
= – 8 mA, See Figure 15
Full 0.15
channels
25 ° C 0.4 0.6
ON-state resistance V
NO
= 1.8 V, 0.8 V, Switch ON,
r
on(flat)
2.3 V Ω
flatness I
COM
= – 8 mA, See Figure 15
Full 0.6
V
NO
= 0.5 V, – 8 0.7 8
V
COM
= 2.3 V,
I
NO(OFF)
or 25 ° C 2.7 V nA
– 136 136
NO OFF leakage Switch OFF,
V
NO
= 2.3 V,
current See Figure 16
V
COM
= 0.5 V,
– 5 0.02 5
V
NO
= 0 to 2.7 V,
I
NO(PWROFF)
Full 0 V µ A
V
COM
= 2.7 V to 0,
– 10 10
V
NO
= 2.3 V, 25 ° C – 8 0.7 8
V
COM
= 0.5 V,
I
COM(OFF)
or 2.7 V nA
Full – 136 136
COM OFF leakage Switch OFF,
V
NO
= 0.5 V,
current See Figure 16
V
COM
= 2.3 V,
25 ° C – 5 0.02 5
V
NO
= 0 to 2.7 V,
I
COM(PWROFF)
0 V µ A
V
COM
= 2.7 V to 0,
Full – 10 10
V
NO
= 0.5 V, 25 ° C – 2 0.3 2
V
COM
= Open,
NO ON leakage Switch ON,
I
NO(ON)
or 2.7 V nA
current See Figure 17
Full – 15 15
V
NO
= 2.3 V,
V
COM
= Open,
V
COM
= 0.5 V, 25 ° C – 2 0.3 2
V
NO
= Open,
COM Switch ON,
I
COM(ON)
or 2.7 V nA
ON leakage current See Figure 17
Full – 15 15
V
COM
= 2.3 V,
V
NO
= Open,
Digital Control Inputs (IN1, IN2)
(2)
Input logic high V
IH
Full 2.7 V 1.05 5.5 V
Input logic low V
IL
Full 2.7 V 0 0.6 V
Input leakage current I
IH
, I
IL
V
I
= 1.95 V or GND Full 2.7 V – 0.6 0.6 µ A
Input resistance r
IN
V
I
= 1.95 V Full 2.7 V 6 M Ω
(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
(2) All unused digital inputs of the device must be held at V
+
or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
8 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TS5A21366