Datasheet

C
L
(2)
R
L
V
IN
V
CC
GND
1D or 2D
V
OUT1
1D or 2D
D
V
CC
V
IN
50 Ω
R
L
C
L
5 pFt
ON
TEST
V
CC
50 Ω 5 pFt
OFF
50%
t
ON
t
OFF
50%
90% 90%
Logic
Input
(V
SEL
or V
OE
)
1.8 V
Switch
Output
(V
OUT1
or V
OUT2
)
0
C
L
(2)
R
L
(1)
All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z
O
= 50 Ω, t
r
< 5 ns, t
f
< 5 ns.
(2)
C
L
includes probe and jig capacitance.
V
OH
V
OL
OE
V
OUT2
V
OE
(1)
V
SEL
(1)
S
1D
2D
D
V
OUT1
V
IN
Channel OFF: 1D to D
Network Analyzer Setup
Source Power = 0 dBm
(632-mV P-P at 50-W load)
DC Bias = 350 mV
50 W
V
CC
GND
50 W
50 W
Network Analyzer
Source
Signal
V
SEL
+
V
SEL
= V
CC
S
TS3USB31E
www.ti.com SCDS256 –OCTOBER 2009
PARAMETER MEASUREMENT INFORMATION
Figure 7. Turn-On (t
ON
) and Turn-Off Time (t
OFF
)
Figure 8. OFF Isolation (O
IRR
)
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): TS3USB31E