Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - analogue switches SSOP 16



    

   

SCDS161A − MAY 2004 – REVISED OCTOBER 2004

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D Wide Bandwidth (BW = 350 MHz Min)

D Low Differential Crosstalk

TALK

= −68 dB Typ)

D Low Power Consumption (I

= 10 mA Max)

D Bidirectional Data Flow, With Near-Zero

Propagation Delay

D Low ON-State Resistance (r

= 5 W Typ)

D Rail-to-Rail Switching on Data I/O Ports

(0 to V

)

D V

Operating Range From 3 V to 3.6 V

D I

off

Supports Partial-Power-Down Mode

Operation

D Data and Control Inputs Have Undershoot

Clamp Diodes

D Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

D ESD Performance Tested Per JESD 22

− 2000-V Human-Body Model

(A114-B, Class II)

− 1000-V Charged-Device Model (C101)

D Suitable for Both 10 Base-T/100 Base-T

Signaling

D, DBQ, DGV, OR PW PACKAGE

(TOP VIEW)

GND

RGY PACKAGE

(TOP VIEW)

116

GND

description/ordering information

The TI TS3L100 LAN switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (E) input.

When E

is low, the switch is enabled and the I port is connected to the Y port. When E is high, the switch is

disabled and the high-impedance state exists between the I and Y ports. The select (S) input controls the data

path of the multiplexer/demultiplexer.

ORDERING INFORMATION

PACKAGE

†

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

QFN − RGY Tape and reel TS3L100RGYR TK100

SOIC − D

Tube TS3L100D

TS3L100

SOIC − D

Tape and reel TS3L100DR

TS3L100

0°C to 70°C

SSOP (QSOP) − DBQ Tape and reel TS3L100DBQR TK100

0 C to 70 C

TSSOP − PW

Tube TS3L100PW

TK100

TSSOP − PW

Tape and reel TS3L100PWR

TK100

TVSOP − DGV Tape and reel TS3L100DGVR TK100

†

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines

are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

    !"   #!$% &"'

&!   #" #" (" "  ") !"

&& *+' &! #", &"  ""%+ %!&"

",  %% #""'

Summary of content (27 pages)

PAGE 1
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 D Wide Bandwidth (BW = 350 MHz Min) D Low Differential Crosstalk D Data and Control Inputs Have Undershoot (XTALK = −68 dB Typ) D Low Power Consumption (ICC = 10 mA Max) D Bidirectional Data Flow, With Near-Zero D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC E ID0 ID1 YD IC0 IC1 YC IA0 IA1 YA IB0 IB1 YB 1 16 15 E 14 ID0 2 3 13 ID1 12 YD 4 5 6 7 8 9 YC S IA0 IA1 YA IB0 IB1 YB
PAGE 2
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 description/ordering information (continued) This device can be used to replace mechanical relays in LAN applications. This device has low ron, wide bandwidth, and low differential crosstalk, making it suitable for 10 Base-T, 100 Base-T, and various other LAN applications. This device is fully specified for partial-power-down applications using Ioff.
PAGE 3
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 logic diagram (positive logic) 2 4 IA0 YA 3 IA1 YB 7 5 IB0 6 IB1 9 11 YC 10 YD 12 14 13 S IC0 IC1 ID0 ID1 1 15 Control Logic E POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 3
PAGE 4
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V Control input voltage range, VIN (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.
PAGE 5
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 electrical characteristics over recommended VCC = 3.3 V + 0.3 V (unless otherwise noted) PARAMETER VIK Vhys E, S IIH IIL E, S operating free-air TEST CONDITIONS IIN = −18 mA VCC = 3.6 V, VCC = 3.6 V, VIN = VCC VIN = GND TYP† MAX UNIT −1.8 V IOZ‡ VCC = 3.6 V, VO = 0 to 3.6 V, VI = 0, Switch OFF IOS§ VCC = 3.6 V, VO = 0 to 0.5 VCC, VI = 0, Switch ON Ioff ICC VCC = 0, VCC = 3.
PAGE 6
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 OPERATING CHARACTERISTICS 0 0 Phase −2 −20 −3 −30 Gain −4 −40 J −5 Y −50 −6 −60 −7 −70 −8 −80 −9 1 Y Gain 3 dB at 450 MHz 10 100 Frequency − MHz J Phase at 3-dB Frequency, −43 Degrees Figure 1.
PAGE 7
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 OPERATING CHARACTERISTICS Off Isolation − dB −10 140 −20 120 −30 100 Phase J −40 80 Y Phase − Deg 160 0 60 −50 Off Isolation −60 40 −70 20 −80 1 10 100 0 600 Frequency − MHz Y Off Isolation at 30 MHz, −44.6 dB J Phase at 30 MHz, 84.41 Degrees Figure 2.
PAGE 8
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 OPERATING CHARACTERISTICS 0 250 −20 200 −40 150 Crosstalk 100 Y −80 50 −100 0 −120 −50 Phase −140 −100 J −160 −150 −180 −200 −200 1 10 100 Frequency − MHz Y Crosstalk at 30 MHz, −67.3 dB J Phase at 30 MHz, −118.4 Degrees Figure 3.
PAGE 9
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 PARAMETER MEASUREMENT INFORMATION VCC Input Generator VS 50 Ω S 50 Ω VG1 IX0 DUT VX0 VO YX IX1 CL (see Note A) E RL VX1 TEST VCC RL CL VX0 VX1 tON 3.3 V + 0.3 V 3.3 V + 0.3 V 100 Ω 100 Ω 35 pF 35 pF GND 3V 3V GND tOFF 3.3 V + 0.3 V 3.3 V + 0.
PAGE 10
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 PARAMETER MEASUREMENT INFORMATION EXT TRIGGER BIAS Network Analyzer (HP8753ES) VBIAS P1 P2 VCC IA0 YA RL = 100 Ω S DUT VS E VE Figure 5. Test Circuit for Frequency Response (BW) Frequency response is measured at the output of the ON channel. For example, when VS = 0, VE = 0, and YA is the input, the output is measured at IA0. All unused analog I/O ports are left open.
PAGE 11
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 PARAMETER MEASUREMENT INFORMATION EXT TRIGGER BIAS Network Analyzer (HP8753ES) VBIAS P1 P2 VCC YA IA0 RL = 100 Ω S 50 Ω† VS E DUT VE YB IB0 RL = 100 Ω † A 50-Ω termination resistor is needed for the network analyzer. Figure 6. Test Circuit for Crosstalk (XTALK) Crosstalk is measured at the output of the nonadjacent ON channel.
PAGE 12
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 PARAMETER MEASUREMENT INFORMATION EXT TRIGGER BIAS Network Analyzer (HP8753ES) VBIAS P1 P2 VCC IA0 YA RL = 100 Ω S DUT VS IA1 E RL = 100 Ω 50 Ω† VE † A 50-Ω termination resistor is needed for the network analyzer. Figure 7. Test Circuit for Off Isolation (OIRR) OFF isolation is measured at the output of the OFF channel.
PAGE 13
SCDS161A − MAY 2004 – REVISED OCTOBER 2004 PARAMETER MEASUREMENT INFORMATION VCC = 3.3 V 0.1 µF Oscilloscope S VO+ 16 IA0 2 15 IA1 3 14 ID0 4 13 ID1 YA 100 Ω 100 Ω VO− VCC 1 TS3L100 E YD IB0 5 12 IB1 6 11 IC0 7 10 IC1 8 9 YB GND VI+ 100 Ω YC 100 Ω Pulse Generator VI− Figure 8.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.com 16-Aug-2012 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TS3L100DGVR Package Package Pins Type Drawing TVSOP SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DGV 16 2000 330.0 12.4 6.8 4.0 1.6 8.0 12.0 Q1 TS3L100DR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 TS3L100PWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TS3L100DGVR TVSOP DGV 16 2000 367.0 367.0 35.0 TS3L100DR SOIC D 16 2500 333.2 345.9 28.6 TS3L100PWR TSSOP PW 16 2000 367.0 367.0 35.0 TS3L100RGYR VQFN RGY 16 3000 367.0 367.0 35.
PAGE 18
MECHANICAL DATA MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000 DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE 24 PINS SHOWN 0,40 0,23 0,13 24 13 0,07 M 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 0,25 0°– 8° 1 0,75 0,50 12 A Seating Plane 0,15 0,05 1,20 MAX PINS ** 0,08 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 DIM 4073251/E 08/00 NOTES: A. B. C. D. All linear dimensions are in millimeters.
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
PAGE 25
PAGE 26
PAGE 27
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.