Datasheet

TS2PCIE412
SCDS269C –MARCH 2009–REVISED APRIL 2010 www.ti.com
ELECTRICAL CHARACTERISTICS FOR 1.8-V SUPPLY
(1)
V
DD
= 1.5 V to 2.0 V, T
A
= –40°C to 85°C (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP
(2)
MAX UNIT
V
IK
SEL V
DD
= 2.0 V, I
IN
= –18 mA –0.7 –1.3 V
I
IH
SEL V
DD
= 2.0 V, V
IN
= V
DD
±1 mA
I
IL
SEL V
DD
=2.0 V, V
IN
= GND ±1 mA
I
off
V
DD
= 0, V
O
= 0 to 2 V, V
I
= 0 1 mA
I
CC
V
DD
= 2.0 V, I
I/O
= 0, Switch ON or OFF 200 400 mA
C
IN
SEL f = 10 MHz, V
IN
= 0 V 1 pF
C
OFF
B port V
I
= 0 V, f = 10 MHz, Outputs open, Switch OFF 1.5 1.5 pF
C
ON
V
I
= 0 V, f = 10 MHz, Outputs open, Switch ON 4.5 4.5 pF
r
ON
V
DD
= 1.8 V, GND ≤ V
I
≤ V
DD
, I
O
= –40 mA 12 18 Ω
r
ON(flat)
V
DD
= 1.8 V, V
I
= 1.65 to 1.8 V, I
O
= –40 mA 0.5 Ω
(3)
Δr
ON
(4)
V
DD
= 1.8 V, GND ≤ V
I
≤ V
DD
, I
O
= –40 mA 0.2 0.8 Ω
Dynamic
R
L
= 100 Ω, f = 10 MHz –81
X
TALK
See Figure 9 dB
R
L
= 100 Ω, f = 1.25 GHz –32
R
L
= 100 Ω, f = 10 MHz –74
O
IRR
See Figure 10 dB
R
L
= 100 Ω, f = 1.25 GHz –36
BW R
L
= 50 Ω, See Figure 8 2.1 GHz
Max data rate R
L
= 50 Ω, See Figure 8 4.2 Gbps
(1) V
I
, V
O
, I
I
, and I
O
refer to I/O pins. V
IN
refers to the control inputs.
(2) All typical values are at V
DD
= 1.8 V (unless otherwise noted), T
A
= 25°C.
(3) r
ON(flat)
is the difference of r
ON
in a given channel at specific voltages.
(4) Δr
ON
is the difference of ron from center ports to any other port.
SWITCHING CHARACTERISTICS
over recommended operating free-air temperature range, V
DD
= 1.5 V to 2.0 V, R
L
= 200 Ω, C
L
= 10 pF
(unless otherwise noted)
FROM TO
PARAMETER MIN TYP
(1)
MAX UNIT
(INPUT) (OUTPUT)
t
pd
(2) (3)
A
n
or
n
B
n n
B
n
or A
n
0.28 ns
t
PZH
, t
PZL
SEL A
n
or
n
B
n
7.8 9 ns
t
PHZ
, t
PLZ
SEL A
n
or
n
B
n
2.5 4 ns
t
sk(O)
(4)
A
n
or
n
B
n n
B
n
or A
n
0.06 0.1 ns
t
sk(p)
(5) (6)
0.06 0.1 ns
(1) All typical values are at V
DD
= 1.8 V (unless otherwise noted) T
A
= 25°C.
(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load
capacitance when driven by an ideal voltage source (zero output impedance).
(3) See Figure 6
(4) Output skew between center port to any other port
(5) Skew between opposite transitions of the same output in a given device t
PHL
– t
PLH
(6) See Figure 7
4 Submit Documentation Feedback Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): TS2PCIE412