Datasheet

Board Layouts
www.ti.com
The thermal resistance for the TPS7A7A00EVM-718 is the measured value for this particular layout
scheme. The maximum power dissipation is proportional to the volume of copper volume connected to the
package.
6 Board Layouts
Figure 3. Assembly Layer
Figure 4. Top Layer Routing
6
TPS7A7x00EVM-718 Evaluation Module SLAU430February 2012
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated