Datasheet
Table Of Contents
- FEATURES
- APPLICATIONS
- DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- THERMAL INFORMATION
- Added CFF test condition and table note to Electrical Characteristics ELECTRICAL CHARACTERISTICS
- FUNCTIONAL BLOCK DIAGRAM
- PIN CONFIGURATIONS
- TYPICAL CHARACTERISTICS
- APPLICATION INFORMATION
- Revision History

OUT
SNS
FB
PG
50mV
IN
EN
SS
NC
1.6V
OUT
100mV
6
200mV
7
GND
8
400mV
9
800mV
10
1
2
3
4
5
15
14
13
12
11
20
OUT
19
18
IN
17
IN
16
Thermal Pad
GND
100mV
5
200mV
6
GND
7
400mV
8
SNS
FB
PG
50mV
1
2
3
4
EN
SS
1.6V
800mV
12
11
10
9
Thermal Pad
OUT
16
OUT
15
14
IN
13
IN
TPS7A7100
SBVS189E –MARCH 2012–REVISED SEPTEMBER 2013
www.ti.com
PIN CONFIGURATIONS
RGT PACKAGE
RGW PACKAGE
3-mm × 3-mm QFN-16
5-mm × 5-mm QFN-20
(TOP VIEW)
(TOP VIEW)
PIN DESCRIPTIONS
NAME RGW RGT DESCRIPTION
50mV,
100mV, Output voltage setting pins. These pins should be connected to ground or left floating. Connecting these
200mV, 5, 6, 7, 4, 5, 6, pins to ground increases the output voltage by the value of the pin name; multiple pins can be
400mV, 9, 10, 11 8, 9, 10 simultaneously connected to GND to select the desired output voltage. Leave these pins floating (open)
800mV, when not in use. See the USER-CONFIGURABLE OUTPUT VOLTAGE section for more details.
1.6V
Enable pin. Driving this pin to logic high enables the device; driving the pin to logic low disables the device.
EN 14 12
See the ENABLE AND SHUTDOWN THE DEVICE section for more details.
Output voltage feedback pin. Connected to the error amplifier. See the USER-CONFIGURABLE OUTPUT
FB 3 2 VOLTAGE and TRADITIONAL ADJUSTABLE CONFIGURATION sections for more details. A 220-pF
ceramic capacitor from FB pin to OUT is highly recommended.
GND 8, 18 7 Ground pin.
15, 16, Unregulated supply voltage pin. It is recommended to connect an input capacitor to this pin. See INPUT
IN 13, 14
17 CAPACITOR REQUIREMENTS for more details.
Not internally connected. The NC pin is not connected to any electrical node. It is strongly recommended to
NC 12 — connect this pin and the thermal pad to a large-area ground plane. See the Power Dissipation section for
more details.
Regulated output pin. A 4.7-μF or larger capacitance is required for stability. See OUTPUT CAPACITOR
OUT 1, 19, 20 15, 16
REQUIREMENTS for more details.
Active-high power good pin. An open-drain output that indicates when the output voltage reaches 90% of
PG 4 3
the target. See POWER GOOD for more details.
Output voltage sense input pin. See the USER-CONFIGURABLE OUTPUT VOLTAGE and TRADITIONAL
SNS 2 1
ADJUSTABLE CONFIGURATION sections for more details.
Soft-start pin. Leaving this pin open provides soft-start of the default setting.
Connecting an external capacitor between this pin and the ground enables the soft-start function by
SS 13 11
forming an RC-delay circuit in combination with the integrated resistance on the silicon. See the SOFT-
START section for more details.
It is strongly recommended to connect the thermal pad to a large-area ground plane. If available, connect
Thermal Pad
an electrically-floating, dedicated thermal plane to the thermal pad as well.
6 Submit Documentation Feedback Copyright © 2012–2013, Texas Instruments Incorporated
Product Folder Links: TPS7A7100