Datasheet

TPS7A6033-Q1, TPS7A6050-Q1
TPS7A6133-Q1, TPS7A6150-Q1
www.ti.com SLVSA62G –MARCH 2010–REVISED MARCH 2012
ELECTRICAL CHARACTERISTICS (continued)
V
IN
= 14V, T
J
= -40ºC to 150ºC (unless otherwise noted)
NO. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
7. Reset (nRST pin)
7.1 V
OL
Reset pulled low I
OL
= 5mA 0.4 V
7.2 I
OH
Leakage current Reset pulled to VOUT through 5kΩ resistor 1 µA
V
OUT
power up above internally set tolerance,
4.5 4.65 4.77
V
OUT
= 5V
7.3 V
TH(POR)
Power-On Reset threshold V
V
OUT
power up above internally set tolerance,
3.07
V
OUT
= 3.3V
V
OUT
falling below internally set tolerance,
4.5 4.65 4.77
V
OUT
= 5V
7.4 UV
THRES
Reset threshold V
V
OUT
falling below internally set tolerance,
3.07
V
OUT
= 3.3V
C
DLY
= 100pF 300 µs
7.5 t
POR
(4)
Power-On Reset delay
C
DLY
= 100nF 300 ms
Internally preset Power-On C
DLY
not connected in TPS7A60xx/ not available in
7.6 t
POR-PRESET
250 µs
Reset delay TPS7A61xx, V
OUT
= 5V and V
OUT
= 3.3V
7.7 t
DEGLITCH
Reset deglitch time 5.5 µs
8. Reset Delay (RDELAY pin)
Threshold to release
8.1 V
TH(RDELAY)
(5)
Voltage at RDELAY pin is ramped up 3 3.3 V
nRST high
Delay capacitor charging
8.2 I
DLY
(5)
0.75 1 1.25 µA
current
Delay capacitor
8.3 I
OL
(5)
Voltage at RDELAY pin = 1V 5 mA
discharging current
9. Operating Temperature Range
Operating junction
9.1 T
J
-40 150 ºC
temperature
Thermal shutdown trip
9.2 T
SHUTDOWN
165 ºC
point
Thermal shutdown
9.3 T
HYST
10 ºC
hysteresis
(4) Design Information – not tested; specified by characterization
(5) Applicable for TPS7A60xx only.
Copyright © 2010–2012, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TPS7A6033-Q1 TPS7A6050-Q1