Datasheet

TPS7A3401
SBVS163 –JUNE 2011 www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION
(1)
PRODUCT V
OUT
TPS7A34xx yyy z XX is nominal output voltage (01 = Adjustable).
(2)
YYY is package designator.
Z is package quantity.
(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the
device product folder on www.ti.com.
(2) For fixed -1.2-V operation, tie FB to OUT.
ABSOLUTE MAXIMUM RATINGS
(1)
Over operating free-air temperature range (unless otherwise noted).
VALUE
MIN MAX UNIT
IN pin to GND pin –22 +0.3 V
OUT pin to GND pin –22 +0.3 V
OUT pin to IN pin –0.3 +22 V
FB pin to GND pin –2 +0.3 V
Voltage FB pin to IN pin –0.3 +22 V
EN pin to IN pin –0.3 +22 V
EN pin to GND pin –22 +22 V
NR/SS pin to IN pin –0.3 +22 V
NR/SS pin to GND pin –2 +0.3 V
Current Peak output Internally limited
Operating virtual junction, T
J
–40 +125 °C
Temperature
Storage, T
stg
–65 +150 °C
Human body model (HBM) 1500 V
Electrostatic discharge rating
Charged device model (CDM) 500 V
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to
absolute-maximum rated conditions for extended periods may affect device reliability.
THERMAL INFORMATION
TPS7A3401
THERMAL METRIC
(1)
DGN UNITS
8 PINS
θ
JA
Junction-to-ambient thermal resistance 55.09
θ
JC(top)
Junction-to-case(top) thermal resistance 8.47
θ
JB
Junction-to-board thermal resistance —
°C/W
ψ
JT
Junction-to-top characterization parameter 0.36
ψ
JB
Junction-to-board characterization parameter 14.6
θ
JC(bottom)
Junction-to-case(bottom) thermal resistance —
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
2 Copyright © 2011, Texas Instruments Incorporated