Datasheet

www.ti.com
ABSOLUTE MAXIMUM RATINGS
DISSIPATION RATINGS TABLE
TPS793xx
SLVS348K – JULY 2001 – REVISED OCTOBER 2007
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION
(1)
PRODUCT V
OUT
(2)
TPS793 xxyyyz XX is nominal output voltage (for example, 28 = 2.8V, 285 = 2.85V, 01 = Adjustable).
YYY is package designator.
Z is package quantity.
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com .
(2) Output voltages from 1.2V to 4.8V in 50mV increments are available; minimum order quantities may apply. Contact factory for details
and availability.
Over operating temperature range (unless otherwise noted)
(1)
UNIT
V
IN
range – 0.3V to 6V
V
EN
range – 0.3V to 6V
V
OUT
range – 0.3V to 6V
Peak output current Internally limited
ESD rating, HBM 2kV
ESD rating, CDM 500V
Continuous total power dissipation See Dissipation Ratings Table
Junction temperature range, DBV package – 40 ° C to +150 ° C
Junction temperature range, YEQ package – 40 ° C to +125 ° C
Storage temperature range, T
stg
– 65 ° C to +150 ° C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
T
A
≤ +25 ° C T
A
= +70 ° C T
A
= +85 ° C
DERATING FACTOR POWER POWER POWER
BOARD PACKAGE R
θ JC
R
θ JA
ABOVE T
A
= +25 ° C RATING RATING RATING
Low-K
(1)
DBV 65 ° C/W 255 ° C/W 3.9mW/ ° C 390mW 215mW 155mW
High-K
(2)
DBV 65 ° C/W 180 ° C/W 5.6mW/ ° C 560mW 310mW 225mW
Low-K
(1)
YEQ 27 ° C/W 255 ° C/W 3.9mW/ ° C 390mW 215mW 155mW
High-K
(2)
YEQ 27 ° C/W 190 ° C/W 5.3mW/ ° C 530mW 296mW 216mW
(1) The JEDEC low-K (1s) board design used to derive this data was a 3-inch x 3-inch, two layer board with 2 ounce copper traces on top
of the board.
(2) The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch x 3-inch, multilayer board with 1 ounce internal power and
ground planes and 2 ounce copper traces on top and bottom of the board.
2 Submit Documentation Feedback Copyright © 2001 – 2007, Texas Instruments Incorporated