Datasheet

PIN CONFIGURATIONS
1
2
3
4
8
7
6
5
GND
EN
IN
IN
FB/NC
OUT
OUT
RESET/PG
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
GND/HSINK
GND/HSINK
NC
NC
FB/NC
OUT
OUT
GND/HSINK
GND/HSINK
GND/HSINK
GND/HSINK
GND
NC
EN
IN
IN
NC
GND/HSINK
GND/HSINK
RESET/PG
TPS775xx, TPS776xx
www.ti.com .............................................................................................................................................. SLVS232J – SEPTEMBER 1999 – REVISED MARCH 2009
TSSOP-20 SOIC-8
PWP D
(TOP VIEW) (TOP VIEW)
Table 1. PIN DESCRIPTIONS
TPS775xx, TPS776xx
TSSOP-20
SOIC-8 (D) (PWP)
NAME PIN NO. PIN NO. DESCRIPTION
EN 2 5 Negative polarity enable ( EN) input
Adjustable voltage version only; feedback voltage for setting output voltage of the device.
FB 7 15
Not internally connected on adjustable versions.
1, 2, 3, 9, 10,
GND 1 11, 12, 19, Ground
20
IN 3, 4 6, 7 Input voltage
OUT 5, 6 13, 14 Regulated output voltage
RESET 8 16 TPS775xx devices only; open-drain RESET output.
PG 8 16 TPS776xx devices only; open-drain power-good (PG) output.
NC — 4, 8, 17, 18 No internal connection
PAD/TAB — — Should be soldered to ground plane and used for heat sinking.
Copyright © 1999 – 2009, Texas Instruments Incorporated Submit Documentation Feedback 5