Datasheet

TPS75005
www.ti.com SBVS144C –NOVEMBER 2011–REVISED APRIL 2012
ELECTRICAL CHARACTERISTICS (continued)
Over operating temperature range of T
J
= –40 °C to +125 °C, with 4.0 V ≤ V
IN
≤ 6.5 V, V
OUT1_S
= V
OUT1
, V
OUT2_S
= V
OUT2
, V
EN
=
V
IN
, CT1 = OPEN, CT2 = OPEN, SS1 = OPEN, SS2 = OPEN, PG = pulled up to V
OUT2
through 100-kΩ resistor, TEST =
pulled up to V
OUT2
through 100-kΩ resistor, V
DET
= pulled up to V
IN
through 100-kΩ resistor, V
MON
= V
IN
, C
OUT1
= 10 µF, C
OUT2
= 10 µF, R
OUT1
= 1 kΩ to GND
(1)
, R
OUT2
= 1 kΩ to GND
(1)
, and V
SET
= SEQ = GND, unless otherwise noted.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
LDO2 (3.3 V)
3.267 3.333 3.399
V
OUT2
LDO2 output voltage accuracy 4.0 V ≤ V
IN
≤ 6.5 V, 1mA ≤ I
OUT2
≤ 500 mA V
(99%) (101%) (103%)
ΔV
OUT2
/ΔV
IN
LDO2 line regulation 4.0 V ≤ V
IN
≤ 6.5 V, I
OUT2
= 1 mA 461 µV/V
ΔV
OUT2
/ΔI
OUT1
LDO2 load regulation 1 mA ≤ I
OUT2
≤ 500 mA 50 µV/mA
I
CL2
LDO2 current limit V
OUT2
= 0.9 × V
OUT2(NOM)
, 4.5 V < V
IN
< 6.5 V 900 mA
4.0 V ≤ V
IN
≤ 6.5 V 3.135 3.267
V
SVS2
LDO2 supervisor threshold V
force V
OUT2
(decreasing) (95%) (99%)
ΔV
SVS2
LDO2 supervisor hysteresis Relative to V
SVS2
0.3 %
LDO2 supervisor minimum pulse
t
W(SVS2)
V
OUT2
= 100% → 90% → 100% 3.3 µs
width to sense
From (V
OUT2
> V
SVS2
) event to PG↑ with SEQ = L,
t
D(SVS2)
LDO2 supervisor delay time 33 µs
C
CT2
= (open)
Any capacitor connected between CT2 and GND,
I
CT2
CT2 charging current 0.3 1 µA
0.2 V ≤ V
CT2
≤ 1.0 V
V
CT2
CT2 timeout threshold Any capacitor connected between CT2 and GND 1.05 1.206 1.35 V
t
SS2
LDO2 soft-start time V
OUT2
waveform from 0% to 95%, C
SS2
= (open) 260 µs
Any capacitor connected between SS2 and GND,
I
SS2
SS2 charging current 0.3 0.8 µA
0.2 V ≤ V
SS2
≤ 1.0 V
LDO2 active pull-down ON
R
PD2
EN = L, V
OUT2
= 3.3 V 225 360 475 Ω
resistance
LDO2 power-down detector
V
DOWN2
0.3 V
accuracy
Copyright © 2011–2012, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): TPS75005