Datasheet
TPS75005
SBVS144C –NOVEMBER 2011–REVISED APRIL 2012
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
VOLTAGE INFORMATION
(1)
PRODUCT V
OUT1
V
OUT2
V
SVS1
V
SVS2
V
SVS3
VSET = L VSET = H VSET = H VSET = L
3.333 V 3.234
TPS75005
(2)
1.818 V 1.919 V 1.764 V 1.862 V
(101%) (98%)
(101%) (101%) (98%) (98%) 1.206 V
Adjustable, Adjustable, Adjustable, Adjustable,
TPS75005ADJ
greater than 1.24 V greater than 1.24 V 97% of VOUT1 97% of VOUT2
(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the
device product folder at www.ti.com.
(2) VOUT1 and VSVS1 are selectable by VSET pin logic with the TPS75005.
ABSOLUTE MAXIMUM RATINGS
(1)
At T
J
= –40°C to +125°C (unless otherwise noted).
VALUE UNIT
MIN MAX
IN, OUT1, OUT2, VMON, VSET, SEQ, OUT1_S, OUT2_S –0.3 +7.0 V
Voltage
(2)
CT1 CT2, SS1, SS2 –0.3 +3.6 V
EN, VDET, PG, TEST –0.3 V
IN
+ 0.3
(3)
V
Output current Internally limited
(4)
Temperature Storage, T
stg
–55 +150 °C
Human body model (HBM) QSS 009-105 (JESD22-A114A) 2 kV
Electrostatic
discharge ratings
(5)
Charge device model (CDM) QSS 009-147 (JESD22-C101B.01) 500 V
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-
maximum-rated conditions for extended periods my affect device reliability.
(2) All voltages are with respect to network ground terminal.
(3) Absolute maximum rating of these pins is V
IN
+ 0.3 V or + 7.0 V, whichever is smaller.
(4) See Electrical Characteristics.
(5) ESD testing is performed according to the respective JESD22 JEDEC standard.
2 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS75005