Datasheet

(SVS3DetectionVoltageTarget)=1.206(V) ´
R +R
1 2
R
2
R1
R2
SVS3
VDET
IN
VMON
10 Fm
5 V
100 kW
TPS75005
EN
Sequencer
Connect upper
side of R1 to the
voltage monitored
TPS75005
SBVS144C –NOVEMBER 2011–REVISED APRIL 2012 www.ti.com
Auxiliary Voltage Monitor (SVS3)
The TPS75005 has an independent supply voltage supervisor (SVS3) for an auxiliary purpose. The input voltage
to the VMON pin is compared with the 1.206 V internal reference and VDET is the output.
One of the most common uses of this feature is to monitor the input voltage. For example, many applications
may need to monitor the input voltage at a level higher than the UVLO. Figure 28 shows this type of example. At
the VMON pin, use a proper voltage divider to set a target voltage, calculated by the following equation:
(3)
By pulling up VDET to VIN, the VDET output can be connected to the EN pin.
Figure 28. SVS (VMON and VDET) Connection
Thermal Shutdown (TSD)
The thermal protection feature disables the device outputs when the junction temperature rises to approximately
+165°C, allowing the device to cool. When the junction temperature cools to approximately +145°C, the output
circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal
protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from
damage because of overheating.
Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate
heat spreading layers. For reliable operation, junction temperature should be limited to +125°C maximum by
using the appropriate area of heat spreading layers.
The internal protection circuitry of the TPS75005 is designed to protect against overload conditions, and is not
intended to replace proper PCB design. Continuously running the TPS75005 into thermal shutdown degrades
device reliability.
This thermal shutdown function disables both LDO1 and LDO2, regardless of sequencer status. Releasing the
TSD restarts the power-up sequence.
18 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS75005