Datasheet

0.8
1
1.2
1.4
1.6
1.8
2
−50 −25 0 25 50 75 100 125
Temperature (°C)
EN Pin Threshold Voltage (V)
V
IN
= 4.0 V
V
IN
= 6.5 V
Y axis bottom 0.8 V is the highest logic−L level
and top 2.0 V is the lowest logic−H level.
G012
1.00
1.05
1.10
1.15
1.20
1.25
1.30
1.35
1.40
−50 −25 0 25 50 75 100 125
Temperature (°C)
SVS3 (VMON) Threshold Voltage (V)
V
IN
= 4.0 V
V
IN
= 6.5 V
G013
0
100
200
300
400
500
0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8
OUT1 Voltage (V)
Resistance (Ω)
−40°C
25°C
85°C
125°C
G014
0
100
200
300
400
500
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.3
OUT2 Voltage (V)
Resistance (Ω)
−40°C
25°C
85°C
125°C
G015
0.00
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0.45
−50 −25 0 25 50 75 100 125
Temperature (°C)
Voltage (V)
PG = 1 mA
PG = 2 mA
VDET = 1 mA
VDET = 2 mA
Forcing 1−mA and 2−mA current,
measure PG and VDET voltage.
The spec is 0.3 V(max) at 1 mA.
G016
TPS75005
SBVS144C –NOVEMBER 2011–REVISED APRIL 2012 www.ti.com
TYPICAL CHARACTERISTICS (continued)
At T
J
= +25°C, V
IN
= 5 V, V
(EN)
= V
IN
, C
IN
= 22 μF, C
OUT1
= C
OUT2
= 10 μF, C
(SS1)
= C
(SS2)
= C
(CT1)
= C
(CT2)
= (open), V
SET
= 0 V,
V
SNS1
= V
OUT1
, V
SNS2
= V
OUT2
, PG pin pulled up to V
OUT2
with 100-kΩ pull-up resistor, and VDET pin pulled up to VIN with 100-
kΩ pull-up resistor, unless otherwise noted.
EN PIN THRESHOLD vs TEMPERATURE SVS3 (VMON) THRESHOLD vs TEMPERATURE
Figure 14. Figure 15.
LDO1 PULL DOWN RESISTANCE vs V
OUT1
LDO2 PULL DOWN RESISTANCE vs V
OUT2
Figure 16. Figure 17.
OPEN DRAIN OUTPUT (PG and VDET) DRIVE CAPABILITY vs TEMPERATURE
Figure 18.
10 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Link(s): TPS75005