Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positivbe, adjustable VQFN 20 (5x5)

TPS744xx

TPS74401

GND

IN PG

OUT

Optional

1 Fm

BIAS

1 Fm

BIAS

TPS744xx

GND

SNS

IN PG

OUT

Optional

1 Fm

BIAS

1 Fm

BIAS

ADJUSTABLEVOLTAGEVERSION

FIXEDVOLTAGEVERSION

TPS74401-EP

www.ti.com

SBVS122B –MARCH 2010–REVISED SEPTEMBER 2010

3.0-A ULTRA-LDO WITH PROGRAMMABLE SOFT-START

Check for Samples: TPS74401-EP

FEATURES

APPLICATIONS

• FPGA Applications

• Soft-Start (SS) Pin Provides a Linear Startup

with Ramp Time Set by External Capacitor

• DSP Core and I/O Voltages

• Post-Regulation Applications

• 1% Accuracy Over Line, Load, and

Temperature

• Applications with Special Start-Up Time or

Sequencing Requirements

• Supports Input Voltages as Low as 0.9 V with

• Hot-Swap and Inrush Controls

External Bias Supply

• Adjustable Output (0.8 V to 3.6 V)

• Ultra-Low Dropout: 115 mV at 3.0 A (typ)

• Stable with Any or No Output Capacitor

• Excellent Transient Response

• Available in 5 mm × 5 mm × 1 mm QFN

Package

• Active High Enable

SUPPORTS DEFENSE, AEROSPACE,

AND MEDICAL APPLICATIONS

• Controlled Baseline

• One Assembly/Test Site

• One Fabrication Site

• Available in Military (–55°C/125°C)

Temperature Ranges

(1)

• Extended Product Life Cycle

• Extended Product-Change Notification

• Product Traceability

Figure 1. Typical Application Circuit

(1) Custom temperature ranges available

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (26 pages)

PAGE 1
TPS74401-EP TP S7 44x x TP S7 44 xx www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 3.0-A ULTRA-LDO WITH PROGRAMMABLE SOFT-START Check for Samples: TPS74401-EP FEATURES APPLICATIONS • • • • • 1 2 • • • • • • • • Soft-Start (SS) Pin Provides a Linear Startup with Ramp Time Set by External Capacitor 1% Accuracy Over Line, Load, and Temperature Supports Input Voltages as Low as 0.9 V with External Bias Supply Adjustable Output (0.8 V to 3.6 V) Ultra-Low Dropout: 115 mV at 3.
PAGE 2
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 ABSOLUTE MAXIMUM RATINGS (1) At TJ = –55°C to +125°C, unless otherwise noted. All voltages are with respect to GND. UNIT VIN, VBIAS Input voltage range –0.3 to +6 V VEN Enable voltage range –0.3 to +6 V VPG Power-good voltage range –0.3 to +6 V IPG PG sink current 0 to +1.5 mA VSS SS pin voltage range –0.3 to +6 V VFB Feedback pin voltage range –0.3 to +6 V VOUT Output voltage range –0.3 to VIN + 0.
PAGE 4
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com ELECTRICAL CHARACTERISTICS At VEN = 1.1 V, VIN = VOUT + 0.3 V, CIN = CBIAS = 0.1 mF, COUT = 10 mF, IOUT = 50 mA, VBIAS = 5.0 V, and TJ = –55°C to +125°C, unless otherwise noted. Typical values are at TJ = +25°C. PARAMETER TEST CONDITIONS VIN Input voltage range VBIAS Bias pin voltage range VREF Internal reference (Adj.) Output voltage range VOUT Accuracy VOUT/VIN VOUT/IOUT MIN UNIT 5.5 V 2.375 5.25 V 0.792 0.
PAGE 5
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 BLOCK DIAGRAM IN Current Limit BIAS UVLO OUT VOUT Thermal Limit 0.73mA R1 SS CSS Soft-Start Discharge VOUT = 0.8 x (1 + 0.8V Reference R1 ) R2 FB PG Hysteresis and De-Glitch EN R2 0.9 ´ VREF GND Table 2. Standard 1% Resistor Values for Programming the Output Voltage (1) (1) R1 (kΩ) R2 (kΩ) VOUT (V) Short Open 0.8 0.619 4.99 0.9 1.13 4.53 1.0 1.37 4.42 1.05 1.87 4.99 1.1 2.49 4.99 1.2 4.12 4.
PAGE 6
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com IN NC NC NC OUT 5 4 3 2 1 RGW PACKAGE (TOP VIEW) IN 6 20 OUT IN 7 19 OUT IN 8 18 OUT PG 9 17 NC BIAS 10 16 FB/SNS 11 12 13 14 15 EN GND NC NC SS TPS74401 GND PIN DESCRIPTIONS NAME NO. DESCRIPTION IN 5–8 Unregulated input to the device. EN 11 Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode.
PAGE 7
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 TYPICAL CHARACTERISTICS At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. LOAD REGULATION LOAD REGULATION 1.0 0.050 Referred to IOUT = 50mA 0.9 Referred to IOUT = 50mA 0.025 0.7 0.6 -40°C 0.5 0.4 +25°C 0.3 0 Change in VOUT (%) Change in VOUT (%) 0.8 0.2 -0.025 +25°C -0.050 -40°C -0.075 +125°C -0.100 0.
PAGE 8
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. VBIAS DROPOUT VOLTAGE vs IOUT AND TEMPERATURE (TJ) 1400 +125°C Power-Supply Rejection Ratio (dB) VIN = VBIAS 1300 Dropout Voltage (mV) VBIAS PSRR vs FREQUENCY 80 +25°C 1200 1100 1000 -40°C 900 800 700 600 IOUT = 3.
PAGE 9
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. NOISE SPECTRAL DENSITY Output Spectral Noise Density (mV/ÖHz) Output Spectral Noise Density (mV/ÖHz) NOISE SPECTRAL DENSITY 1 IOUT = 3A VOUT = 1.1V CSS = 1nF CSS = 0nF 0.1 CSS = 10nF 0.01 100 1k 10k 1 VOUT = 3.3V VOUT = 2.
PAGE 10
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. SOFT-START CHARGING CURRENT (ISS) vs TEMPERATURE LOW-LEVEL PG VOLTAGE vs PG CURRENT 1.0 VOL Low-Level PG Voltage (V) 765 750 ISS (nA) 735 720 705 690 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.
PAGE 11
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 TYPICAL CHARACTERISTICS (continued) At TJ = +25°C, VOUT = 1.5 V, VIN = VOUT(TYP) + 0.3 V, VBIAS = 3.3 V, IOUT = 50 mA, CIN = 1 mF, CBIAS = 1 mF, CSS = 0.01 mF, and COUT = 10 mF, unless otherwise noted. LOAD TRANSIENT RESPONSE 50mV/div 50mV/div 50mV/div COUT = 2 x 470mF (OSCON) VBIAS LINE TRANSIENT (3A) COUT = 2 x 470mF (OSCON) 10mV/div COUT = 100mF Cer. COUT = 100mF (Cer.) 10mV/div COUT = 10mF Cer. COUT = 10mF (Cer.
PAGE 12
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com APPLICATION INFORMATION The TPS74401 belongs to a family of new generation ultra-low dropout regulators that feature soft-start and tracking capabilities. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages. The use of an NMOS-pass FET offers several critical advantages for many applications.
PAGE 13
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 DROPOUT VOLTAGE VIN The TPS74401 offers industry-leading dropout performance, making it well-suited for high-current low VIN/low VOUT applications. The extremely low dropout of the TPS74401 allows the device to be used in place of a DC/DC converter and still achieve good efficiencies. This efficiency allows users to rethink the power architecture for their applications to achieve the smallest, simplest, and lowest cost solution.
PAGE 14
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com The maximum recommended soft-start capacitor is 0.015 mF. Larger soft-start capacitors can be used and will not damage the device; however, the soft-start capacitor discharge circuit may not be able to fully discharge the soft-start capacitor when re-enabled. Soft-start capacitors larger than 0.
PAGE 15
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 pull-up resistor for PG should be in the range of 10 kΩ to 1 MΩ. The pull-up resistor for PG should be in the range of 10 kΩ to 1 MΩ. PG is only provided on the QFN package. If output voltage monitoring is not needed, the PG pin can be left floating. The internal protection circuitry of the TPS74401 is designed to protect against overload conditions. It is not intended to replace proper heatsinking.
PAGE 16
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com PCB Top View PCB Cross Section TJ RqJC TC RqCS 0.062in. TS RqSA 4-layer. 0.062” FR4 Vias are 0.012” diameter, plated Top/Bottom layers are 2 oz. copper Inner layers are 1 oz. copper 0.5in TA 1.0in RqJA = RqJC + RqCS + RqSA 2.0in 2 2 2 55 50 0 LFM qJA (°C/W) 45 40 150 LFM 35 250 LFM 30 25 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 2 Area (in ) Figure 32.
PAGE 17
TPS74401-EP www.ti.com SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 PCB Top View PCB Cross Section TJ RqJC TC RqCS 0.062in. TS 0.5in RqSA 4-layer. 0.062” FR4 Vias are 0.012” diameter, plated Top/Bottom layers are 2 oz. copper Inner layers are 1 oz. copper 1.0in TA 2.0in 2 2 2 RqJA = RqJC + RqCS + RqSA 50 45 0 LFM qJA (°C/W) 40 150 LFM 35 30 250 LFM 25 20 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 2 Area (in ) Figure 33.
PAGE 18
TPS74401-EP SBVS122B – MARCH 2010 – REVISED SEPTEMBER 2010 www.ti.com PCB Top View PCB Cross Section TJ RqJC TC RqCS 0.062in. TS 4-layer. 0.062” FR4 Vias are 0.012” diameter, plated Top/Bottom layers are 2 oz. copper Inner layers are 1 oz. copper RqSA 0.5in TA 1.0in 2.0in 2 2 2 RqJA = RqJC + RqCS + RqSA 90 80 qJA (°C/W) 70 0 LFM 60 150 LFM 50 40 250 LFM 30 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 2 Area (in ) Figure 34.
PAGE 19
PACKAGE OPTION ADDENDUM www.ti.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.
PAGE 21
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device TPS74401MRGWREP Package Package Pins Type Drawing VQFN RGW 20 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 3000 330.0 12.4 Pack Materials-Page 1 5.3 B0 (mm) K0 (mm) P1 (mm) 5.3 1.5 8.0 W Pin1 (mm) Quadrant 12.
PAGE 22
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TPS74401MRGWREP VQFN RGW 20 3000 367.0 367.0 35.
PAGE 23
PAGE 24
PAGE 25
PAGE 26
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.