Datasheet

www.ti.com Schematic
2 Schematic
Figure 1. TPS74001DPTEVM-713 Rev A Schematic
3 Setup and Board Description
3.1 EVM Input/Output Connectors and Test Jumpers
Table 1. List of Input and Output Connectors
Connector Label Description
J1 BIAS V
BIAS
input power supply connection: 3.0V to 5.5V. Used to power error amplifier, reference, and
internal control circuits.
J2 GND Return connection for V
BIAS
input power supply.
J3 VIN V
IN
input power supply connection: 1.2V to 5.5V.
Note: V
IN
≥ V
OUT
+ V
DO
for proper operation
J4 VOUT Regulated output voltage connection.
J5 GND Return connection for V
IN
input power supply.
J6 GND Return connection for V
OUT
.
JP1 IN/EN/GND Ties EN pin to either V
IN
(high) or GND (low). Used for TPS74001DPT only. Not used for
TPS74001DPT. Driving this pin high enables the regulator. Driving this pin low puts the regulator
into shutdown mode. This pin must not be left unconnected.
3
SLVU476– June 2011 TPS740xxDPTEVM-713 Evaluation Module
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated