Datasheet

TPS730xx
www.ti.com SBVS054I – NOVEMBER 2004– REVISED FEBRUARY 2011
DISSIPATION RATINGS TABLE
T
A
≤ +25°C T
A
= +70°C T
A
= +85°C
DERATING FACTOR POWER POWER POWER
BOARD PACKAGE R
θJC
R
θJA
ABOVE T
A
= +25°C RATING RATING RATING
Low-K
(1)
DBV 65°C/W 255°C/W 3.9mW/°C 390mW 215mW 155mW
High-K
(2)
DBV 65°C/W 180°C/W 5.6mW/°C 560mW 310mW 225mW
Low-K
(1)
YZQ 27°C/W 255°C/W 3.9mW/°C 390mW 215mW 155mW
High-K
(2)
YZQ 27°C/W 190°C/W 5.3mW/°C 530mW 296mW 216mW
(1) The JEDEC low-K (1s) board design used to derive this data was a 3-inch × 3-inch, two layer board with 2 ounce copper traces on top
of the board.
(2) The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch × 3-inch, multilayer board with 1 ounce internal power and
ground planes and 2 ounce copper traces on top and bottom of the board.
ELECTRICAL CHARACTERISTICS
Over recommended operating temperature range T
J
= –40 to +125°C, V
EN
= V
IN
, V
IN
= V
OUT(nom)
+ 1 V
(1)
, I
OUT
= 1mA,
C
OUT
= 10μF, C
NR
= 0.01μF (unless otherwise noted). Typical values are at +25°C.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
V
IN
Input voltage
(1)
2.7 5.5 V
I
OUT
Continuous output current 0 200 mA
V
FB
Internal reference (TPS73001) 1.201 1.225 1.250 V
Output voltage range (TPS73001) V
FB
5.5 – V
DO
V
Output voltage accuracy 0μA ≤ I
OUT
≤ 200mA, 2.75V ≤ V
IN
< 5.5V –2% V
OUT(nom)
+2% V
Line regulation (ΔV
OUT
%/ΔV
IN
)
(1)
V
OUT
+ 1V ≤ V
IN
≤ 5.5V 0.05 %/V
Load regulation (ΔV
OUT
%/ΔI
OUT
) 0μA ≤ I
OUT
≤ 200mA, T
J
= +25°C 5 mV
Dropout voltage
(2)
(V
IN
= V
OUT(nom)
– 0.1V) I
OUT
= 200mA 120 210 mV
Output current limit V
OUT
= 0V 285 600 mA
GND pin current 0μA ≤ I
OUT
≤ 200mA 170 250 μA
Shutdown current
(3)
V
EN
= 0V, 2.7V ≤ V
IN
≤ 5.5V 0.07 1 μA
FB pin current V
FB
= 1.8V 1 μA
Power-supply ripple rejection TPS73028 f = 100Hz, T
J
= +25°C, I
OUT
= 200mA 68 dB
BW = 200Hz to 100kHz,
Output noise voltage (TPS73018) C
NR
= 0.01μF 33 μV
RMS
I
OUT
= 200mA
Time, start-up (TPS73018) R
L
= 14Ω, C
OUT
= 1μF C
NR
= 0.001μF 50 μs
High level enable input voltage 2.7V ≤ V
IN
≤ 5.5V 1.7 V
IN
V
Low level enable input voltage 2.7V ≤ V
IN
≤ 5.5V 0 0.7 V
EN pin current V
EN
= 0 –1 1 μA
UVLO threshold V
CC
rising 2.25 2.65 V
UVLO hysteresis 100 mV
(1) Minimum V
IN
is 2.7V or V
OUT
+ V
DO
, whichever is greater.
(2) Dropout is not measured for the TPS73018 and TPS73025 since minimum V
IN
= 2.7V.
(3) For adjustable versions, this applies only after V
IN
is applied; then V
EN
transitions high to low.
© 2004–2011, Texas Instruments Incorporated Submit Documentation Feedback 3