Datasheet

www.ti.com
LDO
V
in
V
ESR
I
out
R
ESR
C
out
R
LOAD
V
out
+
−
TPS70745, TPS70748
TPS70751, TPS70758
TPS70702
SLVS291D – MAY 2000 – REVISED DECEMBER 2007
Figure 44 shows the output capacitor and its parasitic resistances in a typical LDO output stage.
Figure 44. LDO Output Stage with Parasitic Resistances ESR
In steady state (dc state condition), the load current is supplied by the LDO (solid arrow) and the voltage across
the capacitor is the same as the output voltage (V
(CO)
= V
OUT
). This condition means no current is flowing into the
C
O
branch. If I
OUT
suddenly increases (a transient condition), the following results occur:
• The LDO is not able to supply the sudden current need because of its response time (t
1
in Figure 45 ).
Therefore, capacitor C
O
provides the current for the new load condition (dashed arrow). C
O
now acts like a
battery with an internal resistance, ESR. Depending on the current demand at the output, a voltage drop
occurs at R
ESR
. This voltage is shown as V
ESR
in Figure 40 .
• When C
O
is conducting current to the load, initial voltage at the load will be V
O
= V
(CO)
– V
ESR
. As a result of
the discharge of C
O
, the output voltage V
O
drops continuously until the response time t
1
of the LDO is
reached and the LDO resumes supplying the load. From this point, the output voltage starts rising again until
it reaches the regulated voltage. This period is shown as t
2
in Figure 45 .
30 Submit Documentation Feedback Copyright © 2000 – 2007, Texas Instruments Incorporated