Datasheet

TPS70445, TPS70448
TPS70451, TPS70458
TPS70402
SLVS307F SEPTEMBER 2000REVISED APRIL 2010
www.ti.com
PG2 Timing Diagram (assuming V
IN1
already powered up)
TERMINAL FUNCTIONS
TERMINAL
I/O DESCRIPTION
NAME NO.
EN1 6 I Active low enable for V
OUT1
EN2 7 I Active low enable for V
OUT2
GND 9 Ground
GND/HEATSI
1, 12, 13, 24 Ground/heatsink
NK
MR 5 I Manual reset input, active low, pulled up internally
NC 4, 17, 20 No connection
PG1 19 O Open drain output, low when V
OUT1
voltage is less than 95% of the nominal regulated voltage
PG2 18 O Open drain output, low when V
OUT2
voltage is less than 95% of the nominal regulated voltage
RESET 8 O Open drain output, SVS (power-on reset) signal, active low
V
IN1
2, 3 I Input voltage of regulator 1
V
IN2
10, 11 I Input voltage of regulator 2
V
OUT1
22, 23 O Output voltage of regulator 1
V
OUT2
14, 15 O Output voltage of regulator 2
V
SENSE1
/FB1 21 I Regulator 1 output voltage sense/regulator 1 feedback for adjustable
V
SENSE2
/FB2 16 I Regulator 2 output voltage sense/regulator 2 feedback for adjustable
10 Submit Documentation Feedback Copyright © 2000–2010, Texas Instruments Incorporated