Datasheet

UVLO
Comp
+
-
+
-
Thermal
Shutdown
2.5V
+-
Current
Sense
Reference
V
ref
V
ref
ENA_1
ENA_1
120ms
Delay
0.95xV
ref
FB1
0.95xV
ref
FB2
RisingEdge
Deglitch
ENA_1
ENA_2
Current
Sense
+-
ENA_2
ENA_2
FB2
V
ref
V (2Pins)
IN1
GND
EN1
EN2
V
IN2
(2Pins)
FB1
(seeNoteA)
PG1
MR
RESET
FB2
(seeNoteA)
V
IN1
PG1
Comp
RisingEdge
Deglitch
PG2
PG2
Comp
V
OUT1
(2Pins)
V
OUT2
(2Pins)
+
-
TPS70245, TPS70248
TPS70251, TPS70258
TPS70202
SLVS286E –JUNE 2000–REVISED DECEMBER 2009 www.ti.com
Adjustable Voltage Version
A. For most applications, FB1 and FB2 should be externally connected to resistor dividers as close as possible to the
device. For other implementations, refer to FB terminals connection discussion in the Application Information
section.
8 Submit Documentation Feedback Copyright © 2000–2009, Texas Instruments Incorporated