Datasheet

NOTE A: V trip V to
IT IT- -
voltageistypically5%lowerthantheoutputvoltage(95%V ).
O IT+
V isthehysteresisvoltage.
t
t
t
PG2
Output
V
IT+
(seeNoteA)
V
IN2
V
OUT2
V
(seeNoteA)
Threshold
Voltage
IT-
TPS70245, TPS70248
TPS70251, TPS70258
TPS70202
SLVS286E –JUNE 2000–REVISED DECEMBER 2009 www.ti.com
PG2 Timing Diagram (assuming V
IN1
already powered up)
TERMINAL FUNCTIONS
TERMINAL
I/O DESCRIPTION
NAME NO.
EN1 5 I Active low enable for V
OUT1
EN2 6 I Active low enable for V
OUT2
GND 8 — Ground
MR 4 I Manual reset input, active low, pulled up internally
NC 1, 11, 20 — No connection
PG1 16 O Open drain output, low when V
OUT1
voltage is less than 95% of the nominal regulated voltage
PG2 15 O Open drain output, low when V
OUT2
voltage is less than 95% of the nominal regulated voltage
RESET 7 I Open drain output, SVS (power-on reset) signal, active low
V
IN1
2, 3 I Input voltage of regulator 1
V
IN2
9, 10 I Input voltage of regulator 2
V
OUT1
18, 19 O Output voltage of regulator 1
V
OUT2
12, 13 O Output voltage of regulator 2
V
SENSE2
/FB2 14 I Regulator 2 output voltage sense/regulator 2 feedback for adjustable
V
SENSE1
/FB1 17 I Regulator 1 output voltage sense/regulator 1 feedback for adjustable
10 Submit Documentation Feedback Copyright © 2000–2009, Texas Instruments Incorporated