Datasheet

V
IN1
V
UVLO
V
UVLO
t
t
t
MR
Input
RESET
Output
120ms
Delay
120ms
Delay
NOTEA: V .ThesymbolV
RES RES
RESETistheminimuminputvoltageforavalid isnotcurrentlylistedwithinEIAorJEDECstandardsfor
semiconductorsymbology.
V
RES
(seeNoteA)
Output
Undefined
Output
Undefined
V
RES
(seeNoteA)
V
PG
t
t
t
PG1 Output
V
IT+
(seeNoteB)
V
IN1
V
OUT1
V
PG1
(seeNoteA)
V
(seeNoteB)
V
UVLO
V
UVLO
PG1
NOTES: A. V istheminimuminputvoltageforavalidPG1.ThesymbolV isnotcurrentlylistedwithinEIAorJEDEC
PG1 PG1
standards forsemiconductorsymbology.
B. V tripvoltageistypically5%lowerthantheoutputvoltage(95%V ). toV i
O IT+
sthehysteresisvoltage.
IT-
V
IT-
Threshold
Voltage
Output
Undefined
Output
Undefined
IT-
TPS70245, TPS70248
TPS70251, TPS70258
TPS70202
www.ti.com SLVS286E –JUNE 2000–REVISED DECEMBER 2009
RESET Timing Diagram
PG1 Timing Diagram
Copyright © 2000–2009, Texas Instruments Incorporated Submit Documentation Feedback 9