Datasheet

www.ti.com
V
IN1
V
IN2
EN
SEQ
V
OUT1
V
SENSE1
PG1
MR2
RESET
MR1
V
SENSE2
V
OUT2
TPS70151 PWP
5 V
0.1 µF
0.1 µF
1.8 V
3.3 V
I/O
MR1
Core
RESET
10 µF
10 µF
DSP
MR2
PG1
250 kΩ
EN
>2 V
<0.7 V
250 kΩ
5 V
83%
95%
83%
95%
120ms
EN
V
OUT2
(Core)
V
OUT1
(I/O)
PG1
RESET
SEQ
NOTE A: t1 − Time at which both V
OUT1
and V
OUT2
are greater than the PG1 thresholds and MR1 is logic high.
t1
(see Note A)
TPS70145, TPS70148
TPS70151, TPS70158
TPS70102
SLVS222D – DECEMBER 1999 – REVISED NOVEMBER 2004
Figure 46 shows a typical application where the TPS70151 is powering up a DSP. In this application, by pulling
up the SEQ pin, V
OUT2
(core) is powered up first, and then V
OUT1
(I/O).
Figure 46. Application Timing Diagram (SEQ = High)
27