Datasheet
TPS659110, TPS659112, TPS659113, TPS659116
SWCS049L –JUNE 2010–REVISED MARCH 2014
www.ti.com
Table 77. INT_STS2_REG
Address Offset 0x52
Physical Address Instance (RESET DOMAIN: FULL RESET)
Description Interrupt status register:
The interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status bit is
cleared by writing 1.
Type RW
7 6 5 4 3 2 1 0
GPIO3_F_IT GPIO3_R_IT GPIO2_F_IT GPIO2_R_IT GPIO1_F_IT GPIO1_R_IT GPIO0_F_IT GPIO0_R_IT
Bits Field Name Description Type Reset
7 GPIO3_F_IT GPIO3 falling-edge detection interrupt status RW 0
W1 to Clr
6 GPIO3_R_IT GPIO3 rising-edge detection interrupt status RW 0
W1 to Clr
5 GPIO2_F_IT GPIO2 falling-edge detection interrupt status RW 0
W1 to Clr
4 GPIO2_R_IT GPIO2 rising-edge detection interrupt status RW 0
W1 to Clr
3 GPIO1_F_IT GPIO1 falling-edge detection interrupt status RW 0
W1 to Clr
2 GPIO1_R_IT GPIO1 rising-edge detection interrupt status RW 0
W1 to Clr
1 GPIO0_F_IT GPIO0 falling-edge detection interrupt status RW 0
W1 to Clr
0 GPIO0_R_IT GPIO0 rising-edge detection interrupt status RW 0
W1 to Clr
Table 78. INT_MSK2_REG
Address Offset 0x53
Physical Address Instance (RESET DOMAIN: GENERAL
RESET)
Description Interrupt mask register:
When *_IT_MSK is set to 1, the associated interrupt is masked: INT1 signal is not activated, but *_IT
interrupt status bit is updated.
When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is activated, *_IT is
updated.
Type RW
7 6 5 4 3 2 1 0
GPIO3_F_IT_MSK
GPIO2_F_IT_MSK
GPIO1_F_IT_MSK
GPIO0_F_IT_MSK
GPIO3_R_IT_MSK
GPIO2_R_IT_MSK
GPIO1_R_IT_MSK
GPIO0_R_IT_MSK
Bits Field Name Description Type Reset
7 GPIO3_F_IT_MSK GPIO3 falling-edge detection interrupt mask. RW 1
6 GPIO3_R_IT_MSK GPIO3 rising-edge detection interrupt mask. RW 1
5 GPIO2_F_IT_MSK GPIO2 falling-edge detection interrupt mask. RW 1
4 GPIO2_R_IT_MSK GPIO2 rising-edge detection interrupt mask. RW 1
3 GPIO1_F_IT_MSK GPIO1 falling-edge detection interrupt mask. RW 1
2 GPIO1_R_IT_MSK GPIO1 rising-edge detection interrupt mask. RW 1
98 Submit Documentation Feedback Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659116