Datasheet

TPS659110, TPS659112, TPS659113, TPS659116
www.ti.com SWCS049L –JUNE 2010–REVISED MARCH 2014
Bits Field Name Description Type Reset
3 LDO5_KEEPON Setting supply state during device SLEEP state or when SCLSR_EN1 is RW 0
low
2 LDO2_KEEPON Setting supply state during device SLEEP state or when SCLSR_EN1 is RW 0
low
1 LDO1_KEEPON Setting supply state during device SLEEP state or when SCLSR_EN1 is RW 0
low
0 LDO6_KEEPON Setting supply state during device SLEEP state or when SCLSR_EN1 is RW 0
low
Table 68. SLEEP_KEEP_RES_ON_REG
Address Offset 0x42
Physical Address Instance
Description Configuration Register keeping, during the SLEEP state of the device (but then supply state can be
overwritten programming ST[1:0]):
- the full load capability of LDO regulator (ACTIVE mode),
- The PWM mode of DCDC converter
- 32-kHz clock output
- Register access though I
2
C interface (keeping the internal high speed clock on)
- Die Thermal monitoring on
Control bit value has no effect if the resource is off.
Type RW
7 6 5 4 3 2 1 0
Reserved VIO_KEEPON
VDD2_KEEPON VDD1_KEEPON
VRTC_KEEPON
I2CHS_KEEPON
THERM_KEEPON
CLKOUT32K_KEEPON
Bits Field Name Description Type Reset
7 THERM_KEEPON When 1, thermal monitoring is maintained during device SLEEP state. RW 0
When 0, thermal monitoring is turned off during device SLEEP state.
6 CLKOUT32K_KEEPO When 1, CLK32KOUT output is maintained during device SLEEP state. RW 0
N When 0, CLK32KOUT output is set low during device SLEEP state.
5 VRTC_KEEPON When 1, LDO regulator full load capability (ACTIVE mode) is maintained RW 0
during device SLEEP state.
When 0, the LDO regulator is set or stays in low-power mode during
device SLEEP state.
4 I2CHS_KEEPON When 1, high speed internal clock is maintained during device SLEEP RW 0
state.
When 0, high speed internal clock is turned off during device SLEEP
state.
3 Reserved RO 0
2 VDD2_KEEPON When 1, VDD2 SMPS PWM mode is maintained during device SLEEP RW 0
state. No effect if VDD2 working mode is PFM.
When 0, VDD2 SMPS PFM mode is set during device SLEEP state.
1 VDD1_KEEPON When 1, VDD1 SMPS PWM mode is maintained during device SLEEP RW 0
state. No effect if VDD1 working mode is PFM.
When 0, VDD1 SMPS PFM mode is set during device SLEEP state.
0 VIO_KEEPON When 1, VIO SMPS PWM mode is maintained during device SLEEP RW 0
state. No effect if VIO working mode is PFM.
When 0, VIO SMPS PFM mode is set during device SLEEP state.
Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback 91
Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659116