Datasheet

TPS659110, TPS659112, TPS659113, TPS659116
www.ti.com SWCS049L –JUNE 2010–REVISED MARCH 2014
Bits Field Name Description Type Reset
4 GPIO_DEB GPIO input debouncing time configuration: RW 0
When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate
When 1, the debouncing is 150 ms using a 50 ms clock rate
3 GPIO_PDEN GPIO pad pulldown control: RW 1
1: Pulldown is enabled
0: Pulldown is disabled
2 GPIO_CFG Configuration of the GPIO pad direction: RW 0
When 0, the pad is configured as an input
When 1, the pad is configured as an output
1 GPIO_STS Status of the GPIO pad RO 1
0 GPIO_SET Value set on the GPIO output when configured in output mode RW 0
Table 90. WATCHDOG_REG
Address Offset 0x69
Physical Address Instance (RESET DOMAIN: GENERAL
RESET)
Description Watchdog
Type RW
7 6 5 4 3 2 1 0
Reserved WTCHDG_TIME
WTCHDG_MODE
Bits Field Name Description Type Reset
7:4 Reserved RO 0x0
R returns
0s
3 WTCHDG_MODE 0: Periodic operation: RW 0
A periodical interrupt is generated based on WTCHDG_TIME setting. IC
will generate WTCHDOG shutdown if interrupt is not cleared during the
period.
1: Interrupt mode:
IC will generate WTCHDOG shutdown if an interrupt is pending (no
cleared) more than WTCHDG_TIME s.
2:0 WTCHDG_TIME 000: Watchdog disabled RW 0x0
001: 5 seconds
010: 10 seconds
011: 20 Seconds
100: 40 seconds
101: 60 seconds
110: 80 seconds
111: 100 seconds (EEPROM bit)
(Default value: See boot configuration)
Table 91. VMBCH_REG
Address Offset 0x6A
Physical Address Instance (RESET DOMAIN: GENERAL
RESET)
Description Comparator control register
Type RW
Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback 105
Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659116