Datasheet
www.ti.com
INTERRUPT CONTROLLER AND SYSTEM SEQUENCING
Overview
INT
SDAT
SCLK
SEQUENCING
ANDOPERATING
MODESETTING
HOT _ RST
RESPWRON
TRSTPWON
SYS _IN
HOSTINTERFACE ANDSEQUENCING
I2 CENGINE I2CREGISTERS
ANDNON -
VOLATILE
MEMORY
CONTROL
LOGIC
2 .5 V
1 V
AC /USB /BAT
( HIGHERVOLTAGE
)
VSYS
OUT
A 1
HOST
TPS65810
R 1
R 6
A 1
C 16
R 5
R 3
R 2
R 4
C
TRSTPWON
2. 5 V
1 0 0 K
V SM 2
R 7
INTERRUPT
CONTROLLER
TPS65810
TPS65811
SLVS658B – MARCH 2006 – REVISED FEBRUARY 2007
The TPS65810 has two dedicated internal controllers that execute the host interface and system sequencing
tasks: a sequencing controller and an interrupt controller.
The sequencing controller monitors internal and system parameters and defines the sequencing of the internal
power supplies during power up and power down / power fault events, and executes specific internal power
supply reset operations under external hardware control or host software commands.
The following parameters are monitored by the sequencing controller:
• System power bus voltage (at SYS_IN pin), input supply voltage, battery pack voltage
• TPS65810 thermal fault status
• Integrated supply status
The interrupt controller monitors multiple system status parameters and signals to the host when one of the
monitored parameters toggled, as a result of a system status change. The interrupt controller inputs include all
the parameters monitored by the sequencing controller plus:
• Charger status
• Battery pack status
• ADC status
Internal I
2
C registers enable masking of all the monitored parameters. Using those registers, the host can select
which parameters trigger an interrupt or a power-good fault. Power-good faults trigger a change in the TPS65810
operating mode, as detailed in the next sections.
A simplified block diagram for the TPS65810 sections that interface to the external host is shown in Figure 27 .
Figure 27. Simplified Block Diagram
Copyright © 2006 – 2007, Texas Instruments Incorporated Submit Documentation Feedback 33
Product Folder Link(s): TPS65810 TPS65811