Datasheet

TPS65720
TPS65721
SLVS979 OCTOBER 2009
www.ti.com
DEFDCDC1 Register Address: 07h (read/write)
DEFDCDC1 B7 B6 B5 B4 B3 B2 B1 BO
Bit name and HOLD_ DCDC_DISCH DCDC1[5] DCDC1[4] DCDC1[3] DCDC1[2] DCDC1[1] DCDC1[0]
function DCDC1
Default 0 0 1 0 1 0 0 1
Default value loaded UVLO/R UVLO/R UVLO/R UVLO/R UVLO/R UVLO/R UVLO/R UVLO/R
by:
Read/write R/W R/W R/W R/W R/W R/W R/W R/W
Bit 7 HOLD_DCDC1:
0 = DCDC1 is disabled when HOLD_DCDC1 pin is pulled LOW and PB_IN is released HIGH
1 = DCDC1 stays enabled when HOLD_DCDC1 pin is pulled LOW and PB_IN is released HIGH
Bit 6 DCDC_DISCH:
0 = DCDC1 output is not discharged when DCDC1 is disabled
1 = DCDC1 output is discharged when DCDC1 is disabled
Bit 5..0 Output voltage setting for DCDC1:
For reference only: A voltage change in the register will not have an effect on the output voltage for
TPS65720 and TPS65721 as the voltage is set by an external resistor divider. Contact TI in case a
fixed voltage version is needed.
A Voltage change during operation must not exceed 8% of the value set in the register for each I2C
write access as this may trigger the internal power good comparator and will trigger the Reset of
the device. This limitation is only for a voltage step to higher voltages. There is no limitation for
programming lower voltages by I2C.
OUTPUT VOLTAGE [V] B5 B4 B3 B2 B1 B0
0 0.800 0 0 0 0 0 0
1 0.825 0 0 0 0 0 1
2 0.850 0 0 0 0 1 0
3 0.875 0 0 0 0 1 1
4 0.900 0 0 0 1 0 0
5 0.925 0 0 0 1 0 1
6 0.950 0 0 0 1 1 0
7 0.975 0 0 0 1 1 1
8 1.000 0 0 1 0 0 0
9 1.025 0 0 1 0 0 1
10 1.050 0 0 1 0 1 0
11 1.075 0 0 1 0 1 1
12 1.100 0 0 1 1 0 0
13 1.125 0 0 1 1 0 1
14 1.150 0 0 1 1 1 0
15 1.175 0 0 1 1 1 1
16 1.200 0 1 0 0 0 0
17 1.225 0 1 0 0 0 1
18 1.250 0 1 0 0 1 0
19 1.275 0 1 0 0 1 1
20 1.300 0 1 0 1 0 0
21 1.325 0 1 0 1 0 1
22 1.350 0 1 0 1 1 0
23 1.375 0 1 0 1 1 1
24 1.400 0 1 1 0 0 0
36 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): TPS65720 TPS65721