Datasheet

TPS65217A, TPS65217B, TPS65217C, TPS65217D
www.ti.com SLVSB64F –NOVEMBER 2011–REVISED APRIL 2013
ENABLE REGISTER (ENABLE)
Address – 0x16h (Password Protected)
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME not used LS1_EN LS2_EN DC1_EN DC2_EN DC3_EN LDO1_EN LDO2_EN
READ/WRITE R/W R/W R/W R/W R/W R/W R/W R/W
RESET VALUE 0 0 0 0 0 0 0 0
FIELD NAME BIT DEFINITION
not used N/A
Load Switch1/LDO3 enable bit
0 – disabled
LS1_EN
1 – enabled
NOTE: PWR_EN pin must be high to enable LS1/LDO3
Load Switch2/LDO4 enable bit
0 – disabled
LS2_EN
1 – enabled
NOTE: PWR_EN pin must be high to enable LS2/LDO4
DCDC1 enable bit
0 – DCDC1 is disabled
DC1_EN
1 – DCDC1 is enabled
NOTE: PWR_EN pin must be high to enable DCDC
DCDC2 enable bit
0 – DCDC2 is disabled
DC2_EN
1 – DCDC2 is enabled
NOTE: PWR_EN pin must be high to enable DCDC
DCDC3 enable bit
0 – DCDC3 is disabled
DC3_EN
1 – DCDC3 is enabled
NOTE: PWR_EN pin must be high to enable DCDC
LDO1 enable bit
LDO1_EN 0 – disabled
1 – enabled
LDO2 enable bit
LDO2_EN 0 – disabled
1 – enabled
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 67
Product Folder Links: TPS65217A TPS65217B TPS65217C TPS65217D