Datasheet

t
f
t
HD;STA
t
LOW
t
r
t
HD;DAT
t
SU;DAT
t
HIGH
t
SU;STA
t
HD;STA
t
SP
t
SU;STO
t
r
t
BUF
t
f
S S
r
SP
SDA
SCL
S
1-7 8 9 1-7 8 9 1-7 8 9
P
ADDRESS R/W ACK DATA ACK DATA
ACK/
nACK
STOPSTART
SDA
SCL
SLAVE ADDRESS W A REG ADDRESS A SLAVE ADDRESS R A DATA
REGADDR
AS
DATA
REGADDR +n
A DATA
REGADDR + n+1
Ā P
From master to slave
From slave to master
S
W AP
Start
Write (low) AcknowlegeStop
R Read (high)
S
Ā Not Acknowlege
n bytes + ACK
SLAVE ADDRESS W A REG ADDRESS A DATA
REGADDR
AS
DATA
SUBADDR +n
A DATA
SUBADDR +n+1
Ā P
n bytes + ACK
TPS65217A, TPS65217B, TPS65217C, TPS65217D
SLVSB64F –NOVEMBER 2011–REVISED APRIL 2013 www.ti.com
Figure 20. I
2
C Data Protocol. TOP: Master writes data to slave. BOTTOM: Master reads data from slave.
Figure 21. I
2
C Start/Stop/Acknowledge Protocol
Figure 22. I
2
C Data Transmission Timing
38 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: TPS65217A TPS65217B TPS65217C TPS65217D