Datasheet

LDO2
DCDC2
PWR_EN (deglitched)
PG DCDC1 (internal)
DCDC3
LS1/LDO3
PG LS1/LDO3 (internal)
LDO1
PG LDO1 (internal)
VSYS
DCDC1
PG LDO2 (internal)
PG DCDC2 (internal)
PG DCDC3 (internal)
LS2/LDO4
PG LS2/LDO4 (internal)
5ms
LDO_PGOOD
PGOOD
PG_DLY
5ms
5ms
5ms
5ms
5ms
DLY1
DLY2
DLY6+DLY5+DLY4
DLY2
DLY1
DLY5
FAULT
DLY3
DLY3
nWAKEUP
PB_IN
5s max
PG_DLY
TPS65217A, TPS65217B, TPS65217C, TPS65217D
SLVSB64F –NOVEMBER 2011–REVISED APRIL 2013 www.ti.com
LDO1, LDO2 PGOOD (LDO_PGOOD)
LDO_PGOOD is a push-pull output which is driven to high-level whenever LDO1 and/or LDO2 are enabled and
in regulation. It is pulled low when both LDOs are disabled or at least one is enabled but has encountered a fault.
A typical fault is an output short or over-current condition. In normal operation LDO_PGOOD is high in ACTIVE
and SLEEP state and low in RESET or OFF state.
Main PGOOD (PGOOD)
The main PGOOD pin has similar functionality to the LDO_PGOOD pin except that it monitors DCDC1, DCDC2,
DCDC3, and LS1/LDO3, LS2/LDO4 if they are configured as LDOs. If LS1/LDO3 and/or LS2/LDO4 are
configured as load switches, their respective PGODD status is ignored. In addition, the user can choose to also
monitor LDO1 and LDO2 by setting the LDO1PGM and LDO2PGM bits in the DEFPG register low. By default,
LDO1 and LDO2 PGOOD status does not affect the PGOOD pin (mask bits are set to 1 by default). In normal
operation PGOOD is high in ACTIVE state but low in SLEEP, RESET or OFF state.
In SLEEP mode and WAIT PWR_EN state, PGOOD pin is forced low. PGOOD is pulled high after entering
ACTIVE mode, the power sequencer done, and the PGDLY expired. This function can be disabled by the factory.
Load Switch PGOOD
If either LS1/LDO3 or LS2/LDO4 are configured as load switches their respective PGOOD signal is ignored by
the system. An over-current or short condition will not affect the PGOOD pin or any of the power rails unless the
power dissipation leads to thermal shut-down.
Figure 4. Default Power-Up Sequence. Also shown is the power-down sequence for the case of a short
on DCDC2 output.
20 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: TPS65217A TPS65217B TPS65217C TPS65217D