Datasheet

TPS65200
www.ti.com
SLVSA48 APRIL 2010
CHARGER CONFIG REGISTER D (CONFIG_D)
Address – 0x04h
DATA BIT D7 D6 D5 D4 D3 D2 D1 D0
FIELD NAME VMCHRG[3:0] VMREG[3:0]
READ/WRITE R/W R/W R/W R/W R/W R/W R/W R/W
RESET VALUE 0 1 0 0 0 0 0 0
FIELD NAME BIT DEFINITION
(1)
Maximum charge current sense voltage (current equivalent for 20 mΩ shunt)
0000 – 11 mV (550 mA)
0001 – 13 mV (650 mA)
0010 – 15 mV (750 mA)
0011 – 17 mV (850 mA)
0100 – 19 mV (950 mA)
0101 – 21 mV (1050 mA)
VMCHRG[3:0]
0110 – 23 mV (1150 mA)
0111 – 25 mV (1250 mA)
1000 – 27 mV (1350 mA)
1001 – 29 mV (1450 mA)
1010 – 31 mV (1550 mA)
1111 – 31 mV (1550 mA)
Maximum battery regulation voltage
0000 – 4.20 V
0001 – 4.22 V
0010 – 4.24 V
VMREG[3:0]
1100 – 4.44 V
...
1111 – 4.44 V
(1) CONFIG_D register is reset to its default value when V
CSOUT
voltage drops below V
SHORT
threshold (typ.2.05 V). After V
CSOUT
recovers
to V
CSOUT
> V
SHORT
CONFIG_D register value can be changed by the host until one of the other registers is written to. Writing to any
other register locks the CONFIG_D register from subsequent writes. If CONFIG_D is not the first register to be written after reset, the
default values apply. During charging the lower value of VMCHRG[3:0] and VICHRG[2:0] (CONFIG_A register), and VMREG[3:0] and
VOREG[5:0] (CONFIG_B register) apply.
Copyright © 2010, Texas Instruments Incorporated Submit Documentation Feedback 47
Product Folder Link(s): TPS65200